Blank Cover Image

Scaling considerations for MOSFET devices with 25-nm channel lengths

著者名:
Saga,S.K.  
掲載資料名:
Challenges in process integration and device technology : 18-19 September 2000, Santa Clara, USA
シリーズ名:
Proceedings of SPIE - the International Society for Optical Engineering
シリーズ巻号:
4181
発行年:
2000
開始ページ:
210
終了ページ:
219
総ページ数:
10
出版情報:
Bellingham, Wash., USA: SPIE-The International Society for Optical Engineering
ISSN:
0277786X
ISBN:
9780819438423 [0819438421]
言語:
英語
請求記号:
P63600/4181
資料種別:
国際会議録

類似資料:

1 国際会議録 Drain profile engineering for MOSFET devices with channel lengths below 100 nm

Saha,S.K.

SPIE - The International Society for Optical Engineering
7 国際会議録 * PROCESS AND DEVICE CONSIDERATIONS FOR SMALL GRAIN POLYSILICON TRANSISTORS

Shichijo, H., Malhi, S.D.S., Sundaresan, R., Banerjee, S.K., Lam, H.W.

Materials Research Society
2 国際会議録 Integration considerations for 130-nm device patterning using ArF lithography

Okoroanyanwu,U., Levinson,H.J., Yang,C.-Y., Pangrle,S.K., Schefske,J.A., Kent,E.

SPIE - The International Society for Optical Engineering
8 国際会議録 Channel Doped SiC-MOSFETs

Ogino, S., Oikawa, T., Ueno, K.

Trans Tech Publications
3 国際会議録 Enhanced Short-Channel Effects of Sub-50 nm Gate Length MOSFETs with High-k Gate Insulator Films

Fujimura, R., Takeda, M., Sato, K., Ohmi, S.-I., Ishiwara, H., Iwai, H.

Electrochemical Society
9 国際会議録 Optimization of side gate length and side gate voltage for sub-100-nm double-gate MOSFET

Kim, J.-H., Kim, G.-H., Ko, S.-W., Jung, H.-K.

SPIE-The International Society for Optical Engineering
4 国際会議録 Computation of Effective Mobility in Buried Channel Heterostructure MOSFET

Kar, G.S., Maikap, S., Ray, S.K., Chakrabarti, N.B.

SPIE-The International Society for Optical Engineering
10 国際会議録 Highly Suppressed Threshold Voltage Roll-off Characteristics of the 4 nm-Thick SOI n- MOSFETs in the 40-135 nm Gate Length Regime

Suzuki, E, Ishii, K, Kanemaru, S, Maeda, T, Tautaumi, T, Nagai, K, Sekigawa, T, Hiroshima, H

Electrochemical Society
5 国際会議録 Optimization and Realization of Sub 100nm Channel Length Lateral Asymmetric Channel P-MOSFETS

Hemkar,M., Vasi,J., Rao,V.Ramgopal, Cheng,B., Woo,J.C.S.

SPIE - The International Society for Optical Engineering
11 国際会議録 Monte Carlo Simulation for Reliability Physics Modeling and Prediction of Scaled (100NM) Silicon MOSFET Devices

Hulfachor B. R., Ellis-Monaghan J. J., Kim W. K., Littlejohn A. M.

Kluwer Academic Publishers
6 国際会議録 Performance Evaluation of 15nm Gate Length Double-Gate n-MOSFETs with High Mobility Channels: III-V, Ge and Si

D. Kim, T. Krishnamohan, K. Saraswat

Electrochemical Society
12 国際会議録 Channel Width, Length and Thickness Effects in LOCOS-Isolated SOT MOSFETs

Pretet, I., Cristoloveanu, S., Alliben, F., Zaslavsky, A., Raynaud, C.

Electrochemical Society
1
 
2
 
3
 
4
 
5
 
6
 
7
 
8
 
9
 
10
 
11
 
12