60-nm gate length SOI CMOS technology optimised for 'System-on-a-SOI-chip' solution
- 著者名:
Imai, K. Maruyama, S. Suzuld, T. Kudo, T. Miyake, S. Ikeda, M. Abe, T. Masuda, S. Tanabe, A. Lee, J-W. Shibahara, K. Yokoyania, S. Qoka, H. - 掲載資料名:
- Silicon-on-insulator technology and devices XI : proceedings of the international symposium
- シリーズ名:
- Electrochemical Society Proceedings Series
- シリーズ巻号:
- 2003-5
- 発行年:
- 2003
- 開始ページ:
- 149
- 終了ページ:
- 158
- 総ページ数:
- 10
- 出版情報:
- Pennington, N.J.: Electrochemical Society
- ISSN:
- 01616374
- ISBN:
- 9781566773751 [156677375X]
- 言語:
- 英語
- 請求記号:
- E23400/200305
- 資料種別:
- 国際会議録
類似資料:
Electrochemical Society |
7
国際会議録
Full-chip application for SRAM gate at 100-nm node and beyond using chromeless phase lithography
SPIE - The International Society of Optical Engineering |
Electrochemical Society |
National Aeronautics and Space Administration |
Electrochemical Society |
Electrochemical Society |
Electrochemical Society | |
SPIE-The International Society for Optical Engineering |
11
国際会議録
Comparison of partially and fully depleted SOI transistors down to the sub 50-nm-gate length regime
Electrochemical Society |
SPIE - The International Society of Optical Engineering |
Electrochemical Society |