Blank Cover Image

Optimization and Realization of Sub 100nm Channel Length Lateral Asymmetric Channel P-MOSFETS

著者名:
掲載資料名:
Proceedings of the Tenth International Workshop on the Physics of Semiconductor Devices (December 14-18, 1999)
シリーズ名:
Proceedings of SPIE - the International Society for Optical Engineering
シリーズ巻号:
3975
発行年:
2000
巻:
Part1
開始ページ:
584
終了ページ:
587
出版情報:
Bellingham, Wash.: SPIE - The International Society for Optical Engineering
ISSN:
0277786X
ISBN:
9780819436016 [0819436011]
言語:
英語
請求記号:
P63600/3975
資料種別:
国際会議録

類似資料:

1 国際会議録 Performance Trade-offs by the use of High-K Gate Dielectrics in Sub 100 nm Channel Length MOSFETs

Sharma,Sharad, Rao,V.Ramgopal

SPIE - The International Society for Optical Engineering
7 国際会議録 Suppression Of Parasitic BJT Action In Single Pocket Thin Film Deep Sub-Micron Soi Mosfets

Din, Najeeb-ud, Kumar, Aatish, Dunga, Mohan V., Rao, V. Ramgopal, Vasi, J.

Materials Research Society
2 国際会議録 Characterization and Simulation of Lateral Asymmetric Channel Silicon-on-Insulator MOSFETs

Najeeb-ud-Din, Ramgopal Rao, V., Vasi, J.

SPIE-The International Society for Optical Engineering
8 国際会議録 ULSI MOS Transistors with Jet Vapour Deposited(JVD)Silicon Nitride for the Gate Insulator

Mahapatra,S., Manjularani,K.N., Rao,V.Ramgopal, Vasi,J.

SPIE - The International Society for Optical Engineering
3 国際会議録 Alternative Gate Insulators for Deep Sub-Micron Channel Length MOSFETs

Rao,V.Ramgopal, Eisele,I., Grabolla,T.

SPIE-The International Society for Optical Engineering, Narosa
9 国際会議録 Optimization of side gate length and side gate voltage for sub-100-nm double-gate MOSFET

Kim, J.-H., Kim, G.-H., Ko, S.-W., Jung, H.-K.

SPIE-The International Society for Optical Engineering
4 国際会議録 Optimization of Sub 100 nm T-Gate Si-MOSFETs for RF Applications

Gupta, Mayank, Vidya, V., Ramgopal Rao, V., To, Kun H., Woo, Jason C.S.

SPIE-The International Society for Optical Engineering
10 国際会議録 Solutions for printing sub-100-nm contacts with ArF

Graeupner, P., Goehnermeier, A., Lowisch, M., Garreis, R.B., Flagello,D.G., Hansen, S.G., Socha, R.J., Koehler, C.

SPIE-The International Society for Optical Engineering
5 国際会議録 Dynamic Threshold Voltage MOSFETs for Future Low Power Sub 1V CMOS Applications

Suryagandh,Sushant S., Anand,B., Desai,M.P., Rao,V.Ramgopal

SPIE - The International Society for Optical Engineering
11 国際会議録 Electrically Induced Junction MOSFET For High Performance Sub-50nm CMOS Technology

Dixit, Abhisek, Dusane, Rajiv O., Rao, V. Ramgopal

Materials Research Society
6 国際会議録 Device Challenges for Sub-150 nm CMOS*

Woo, J.C.S.

Electrochemical Society
12 国際会議録 Drain profile engineering for MOSFET devices with channel lengths below 100 nm

Saha,S.K.

SPIE - The International Society for Optical Engineering
1
 
2
 
3
 
4
 
5
 
6
 
7
 
8
 
9
 
10
 
11
 
12