Sheet resistance requirements for the source/drain regions of 0.11-ヲフm gate length CMOS technology
- 著者名:
- Mehrotra,M. ( Texas Instruments Inc. )
- Chatterjee,A. ( Texas Instruments Inc. )
- Chen,I.-C ( Texas Instruments Inc. )
- 掲載資料名:
- Microelectronic Device Technology : 1-2 October 1997, Austin, Texas
- シリーズ名:
- Proceedings of SPIE - the International Society for Optical Engineering
- シリーズ巻号:
- 3212
- 発行年:
- 1997
- 開始ページ:
- 162
- 終了ページ:
- 170
- 出版情報:
- Bellingham, Wash., USA: SPIE-The International Society for Optical Engineering
- ISSN:
- 0277786X
- ISBN:
- 9780819426444 [081942644X]
- 言語:
- 英語
- 請求記号:
- P63600/3212
- 資料種別:
- 国際会議録
類似資料:
SPIE-The International Society for Optical Engineering |
SPIE-The International Society for Optical Engineering |
2
国際会議録
Optimum junction depth design of the S/D extension regions (MDD) for sub-0.18-ヲフm CMOS technologies
SPIE-The International Society for Optical Engineering |
SPIE-The International Society for Optical Engineering |
SPIE-The International Society for Optical Engineering |
SPIE-The International Society for Optical Engineering |
SPIE-The International Society for Optical Engineering |
10
国際会議録
Tuned MEDICI simulator including inverse short channel effect for sub-0.18-ヲフm CMOS technologies
SPIE-The International Society for Optical Engineering |
SPIE-The International Society for Optical Engineering |
SPIE-The International Society for Optical Engineering |
SPIE-The International Society for Optical Engineering |
12
国際会議録
Fabrication and characterization of gated Si field emitter arrays with gate aperture below 0.5 ヲフm
SPIE-The International Society for Optical Engineering |