Operation of Double Gate Graded-Channel Transistors at Low Temperatures

Operation of Double Gate Graded-Channel Transistors at Low Temperatures

著者名:

M. A. Pavanello

掲載資料名:

Low temperature electronics and low temperature cofired ceramic based electronic devices : proceedings of the seventh International Symposium on Low Temperature Electronics and the International Symposium on Low Temperature Cofired CeramicBbased Electronic Devices

シリーズ名:

Electrochemical Society Proceedings Series

シリーズ巻号:

2003-27

発行年:

2003

開始ページ:

50

終了ページ:

60

総ページ数:

11

出版情報:

Pennington, NJ: Electrochemical Society

ISSN:

01616374

ISBN:

9781566774123 [1566774128]

言語:

英語

請求記号:

E23400/200327

資料種別:

国際会議録

詳細

TDL書誌ID:	ZA00051854
シリーズID:	PA00000028
会議名:	Seventh International Symposium on Low Temperature Electronics ; International Symposium on Low Temperature Cofired Ceramic Based Electronic Devices ; Annual Meeting of the Electrochemical Society
回次:	2003
会議開催地:	Orlando, FL
会議開催年:	2003.10.12-2003.10.16

類似資料:

1 国際会議録 Impact of the graded-channel architecture on double gate transistors for high-performance analog applications Pavanello, M.A., Martino, J.A., Chung, T.M., Kranti, A., Raskin, J.-P., Flandre, D. Electrochemical Society	7 国際会議録 Comparison Between Conventional and Graded-Channel SOI nMOSFETs in Low Temperature Operation Der Agopian, P.G., Pavanello, M.A., Martino, J.A. Electrochemical Society
2 国際会議録 Application of Double Gate Graded-Channel SOI in MOSFET-C Balanced Structures R. T. Doria, M. A. Pavanello, A. Cerdeira, J. Raskin, D. Flandre Electrochemical Society	8 国際会議録 High Performance Current-Mirrors Using Graded-Channel SOt NMOSFETs Pavanello, M.A., Martino, J.A., Flandre, D. Electrochemical Society
3 国際会議録 Behavior of Graded Channel SOI Gate-All-Around NMOSFET Devices at High Temperatures dos Santos, C. D. G., Pavanello, M. A., Martino, J. A., Flandre, D., Raskin, J.-P. Electrochemical Society	9 国際会議録 Potential of Improved Gain in Operational Transconductance Amplifier Using 0.5 um Graded-Channel SOI NMOSFET for Applications in the Gigahertz Range Gimenez, S. P., Pavanello, M. A., Martino, J. A., Flandre, D. Electrochemical Society
4 国際会議録 Linearity Analysis in Double Gate Graded-Channel Soi Devices Applied to 2-Mos Mosfet-C Balanced Structures R.T. Doria, A. Cerdeira, J.-P. Raskin, D. Flandre, M.A. Pavanello Electrochemical Society	10 国際会議録 The Length-Dependence of the 1/f Noise of Graded-Channel SOI nMOSFETs E. Simoen, C. Claeys, T. M. Chung, D. Flandre, J. Raskin Electrochemical Society
5 国際会議録 Analog Performance of Graded-Channel SOI NMOSFETS at Low Temperatures Pavanello, M.A., Martino, J.A., Flandre, D. Electrochemical Society	11 国際会議録 Investigation of charge control related performances In double-gate SOI MOSFETs Kiichytska, V., Chung, T.M., van Meer, H., de Meyer, K., Raskin, J.P., Flandre, D. Electrochemical Society
6 国際会議録 Analysis of Harmonic Distortion in Graded-Channel SOI MOSFETs at High Temperatures Pavanello, M. A., Cerdeira, A., Martino, J. A., Aleman, M. A., Flandre, D. Electrochemical Society	12 国際会議録 A Physically-Based Continuous Model for Graded-Channel SOI MOSFET Pavanello, M.A., Ifiiguez, B., Martino, J.A., Flandre, D. Electrochemical Society

1

2

3

4

5

6

7

8

9

10

11

12