Blank Cover Image

Impact of Graded-Channel SOI MOSFET Application on the Performance of Cascode and Wilson Current Mirrors

著者名:
掲載資料名:
Microelectronics Technology and Devices : SBMICRO 2007
シリーズ名:
ECS transactions
シリーズ巻号:
9(1)
発行年:
2007
開始ページ:
441
終了ページ:
450
総ページ数:
10
出版情報:
Pennington, N.J.: Electrochemical Society
ISSN:
19385862
ISBN:
9781566775656 [1566775655]
言語:
英語
請求記号:
E23400/9-1
資料種別:
国際会議録

類似資料:

1 国際会議録 Analysis of Matching in Graded-Channel SOI MOSFETs

M. de Souza, D. Flandre, M. A. Pavanello

Electrochemical Society
7 国際会議録 A Physically-Based Continuous Model for Graded-Channel SOI MOSFET

Pavanello, M.A., Ifiiguez, B., Martino, J.A., Flandre, D.

Electrochemical Society
2 国際会議録 High Performance Current-Mirrors Using Graded-Channel SOt NMOSFETs

Pavanello, M.A., Martino, J.A., Flandre, D.

Electrochemical Society
8 国際会議録 Channel Length Influence on the Performance of Source-Follower Buffers Implemented with Graded-Channel SOI nMOSFETs

M. De Souza, D. Flandre, M.A. Pavanello

Electrochemical Society
3 国際会議録 A Fully Analytical Continuous Model for Graded-Channel SOI MOSFET for Analog Applications

Souza, M., Pavanello, M. A., Iniguez, B., Flandre, D.

Electrochemical Society
9 国際会議録 Implementation of Tunable Resistors Using Graded-Channel SOI MOSFETs Operating in Cryogenic Environments

Pavanello, M. A., Cerdeira, A., Martino, J. A., Alernan, M. A., Flandre, D.

Electrochemical Society
4 国際会議録 Application of Double Gate Graded-Channel SOI in MOSFET-C Balanced Structures

R. T. Doria, M. A. Pavanello, A. Cerdeira, J. Raskin, D. Flandre

Electrochemical Society
10 国際会議録 Impact of the graded-channel architecture on double gate transistors for high-performance analog applications

Pavanello, M.A., Martino, J.A., Chung, T.M., Kranti, A., Raskin, J.-P., Flandre, D.

Electrochemical Society
5 国際会議録 Analog Performance of Graded-Channel SOI NMOSFETS at Low Temperatures

Pavanello, M.A., Martino, J.A., Flandre, D.

Electrochemical Society
11 国際会議録 Linearity Analysis in Double Gate Graded-Channel Soi Devices Applied to 2-Mos Mosfet-C Balanced Structures

R.T. Doria, A. Cerdeira, J.-P. Raskin, D. Flandre, M.A. Pavanello

Electrochemical Society
6 国際会議録 Analysis of Harmonic Distortion in Graded-Channel SOI MOSFETs at High Temperatures

Pavanello, M. A., Cerdeira, A., Martino, J. A., Aleman, M. A., Flandre, D.

Electrochemical Society
12 国際会議録 Behavior of Graded Channel SOI Gate-All-Around NMOSFET Devices at High Temperatures

dos Santos, C. D. G., Pavanello, M. A., Martino, J. A., Flandre, D., Raskin, J.-P.

Electrochemical Society
1
 
2
 
3
 
4
 
5
 
6
 
7
 
8
 
9
 
10
 
11
 
12