TCAD Modeling and Simulation of Sub-100nm Gate Length Silicon and GaN Based SOI MOSFETs

TCAD Modeling and Simulation of Sub-100nm Gate Length Silicon and GaN Based SOI MOSFETs

著者名:

Lei Ma

掲載資料名:

Transistor scaling--methods, materials and modeling : symposium held April 18-19, 2006, San Francisco, California, U.S.A.

シリーズ名:

Materials Research Society symposium proceedings

シリーズ巻号:

913

発行年:

2006

開始ページ:

191

終了ページ:

200

総ページ数:

10

出版情報:

Warrendale, Pa.: Materials Research Society

ISSN:

02729172

ISBN:

9781558998698 [1558998691]

言語:

英語

請求記号:

M23500/913

資料種別:

国際会議録

詳細

TDL書誌ID:	ZA00046617
シリーズID:	PA00000011
会議名:	MRS Spring Meeting : Symposium D
回次:	2006
会議開催地:	San Francisco, California, USA
会議開催年:	2006.04.18-2006.04.19

類似資料:

1 国際会議録 Structure and Process Parameter Optimization for Sub-10nm Gate Length Fully Depleted N-Type SOI MOSFETs by TCAD Modeling and Simulation Yawei Jin, Lei Ma, Chang Zeng, Krishnanshu Dandu, Doug William Barlage Materials Research Society	7 国際会議録 Optimization of Sub 100 nm T-Gate Si-MOSFETs for RF Applications Gupta, Mayank, Vidya, V., Ramgopal Rao, V., To, Kun H., Woo, Jason C.S. SPIE-The International Society for Optical Engineering
2 国際会議録 Low-Temperature Selected Area Re-Growth of Ohmic Contacts for III-N FETs Saripalli, Yoganand N., Zheng, Chang, Jin, Yawei, Long, Joseph P., Grenko, Judith A., Dandu, Krishnanshu, Johnson, Mark … Materials Research Society	8 国際会議録 Silicon-On-Insulator (SOI) MOSFET Structure for Sub-50 nm Channel Regime Omura, Y. Electrochemical Society
3 国際会議録 Optimization of side gate length and side gate voltage for sub-100-nm double-gate MOSFET Kim, J.-H., Kim, G.-H., Ko, S.-W., Jung, H.-K. SPIE-The International Society for Optical Engineering	9 国際会議録 Enhanced Short-Channel Effects of Sub-50 nm Gate Length MOSFETs with High-k Gate Insulator Films Fujimura, R., Takeda, M., Sato, K., Ohmi, S.-I., Ishiwara, H., Iwai, H. Electrochemical Society
4 国際会議録 Epitaxial Growth of High-κ Dielectrics for GaN MOSFETs Jesse S. Jur, Ginger D. Wheeler, Matthew T. Veety, Daniel J. Lichtenwalner, Douglas W. Barlage, Mark A. L. Johnson Materials Research Society	10 国際会議録 Highly Suppressed Threshold Voltage Roll-off Characteristics of the 4 nm-Thick SOI n- MOSFETs in the 40-135 nm Gate Length Regime Suzuki, E, Ishii, K, Kanemaru, S, Maeda, T, Tautaumi, T, Nagai, K, Sekigawa, T, Hiroshima, H Electrochemical Society
5 国際会議録 Performance Trade-offs by the use of High-K Gate Dielectrics in Sub 100 nm Channel Length MOSFETs Sharma,Sharad, Rao,V.Ramgopal SPIE - The International Society for Optical Engineering	11 国際会議録 Comparison of partially and fully depleted SOI transistors down to the sub 50-nm-gate length regime Dreeskornfeld, L., Hartwich, J., Landgraf, E., Luyken, R.J., Roesner, W., Schulz, T., Staedele, M., Schmitt-Landsiedel, … Electrochemical Society
6 国際会議録 Hot-carrier effects in sub-100-nm gate-length N-MOSFETs with thermal and nitrided oxide thickness down to 1.3 nm Yeap,G.C.-F., Song,M., Xiang,Q., Han,K.M., Lin,M.-R. SPIE-The International Society for Optical Engineering	12 国際会議録 High performance SOI technology for sub-45nm gate length CMOS manufacturing Invited Horstmann, M., Greenlaw, D., Huebler, P., Stephan, R., Feudel, Th., Wei, A., Frohberg, K., Hoentschel, J., Javorka, P., … Electrochemical Society

1

2

3

4

5

6

7

8

9

10

11

12