Blank Cover Image

Layout rule trends and effect upon CPU design (Invited Paper) [6156-02]

著者名:
Webb, C. ( Intel Corp. (USA) )  
掲載資料名:
Design and process integration for microelectronic manufacturing IV : 23-24 February, 2006, San Jose, California, USA
シリーズ名:
Proceedings of SPIE - the International Society for Optical Engineering
シリーズ巻号:
6156
発行年:
2006
開始ページ:
615602
出版情報:
Bellingham, Wash.: SPIE - The International Society of Optical Engineering
ISSN:
0277786X
ISBN:
9780819461995 [0819461997]
言語:
英語
請求記号:
P63600/6156
資料種別:
国際会議録

類似資料:

1 国際会議録 Layout verification and optimization based on flexible design rules [6156-09]

Yang, J., Capodieci, L., Sylvester, D.

SPIE - The International Society of Optical Engineering
7 国際会議録 Layout optimization at the pinnacle of optical lithography (Invited Paper)

Liebmann, L.W., Northrop, G.A., Culp, J., Sigal, L., Barish, A., Fonseca, C.A.

SPIE-The International Society for Optical Engineering
2 国際会議録 Intel design for manufacturing and evolution of design rules

C. Webb

Society of Photo-optical Instrumentation Engineers
8 国際会議録 Trends in optical burst switching (Invited Paper)

Gauger, C. M.

SPIE-The International Society for Optical Engineering
3 国際会議録 Maximization of layout printability/manufacturability by extreme layout regularity (Invited Paper) [6156-18]

Jhaveri, T., Pileggi, L., Rovner, V., Strojwas, A. J.

SPIE - The International Society of Optical Engineering
9 国際会議録 Trends in optical burst switching (Invited Paper)

Gauger, C. M.

SPIE-The International Society for Optical Engineering
4 国際会議録 History of FLIR testing (Invited Paper)

Webb, C.M.

SPIE-The International Society for Optical Engineering
10 国際会議録 Annotated layout optimization [6156-05]

Thiele, J., Kahle, R.

SPIE - The International Society of Optical Engineering
5 国際会議録 Using multi-function components to solve optical design challenges for DUV microlithographic applications (Invited Paper) (587-01)

Webb, J. E.

SPIE - The International Society of Optical Engineering
11 国際会議録 Logic device trend: impact on mask technology (Invited Paper)

Yang,C.

SPIE-The International Society for Optical Engineering
6 国際会議録 Design-friendly DFM rule [6156-20]

Osawa, M., Minami, T., Futatsuya, H., Asai, S.

SPIE - The International Society of Optical Engineering
12 国際会議録 A heuristic method for statistical digital circuit sizing (Invited Paper) [6156-08]

Boyd, S., Kim, S.-J., Patil, D., Horowitz, M.

SPIE - The International Society of Optical Engineering
1
 
2
 
3
 
4
 
5
 
6
 
7
 
8
 
9
 
10
 
11
 
12