A novel approach for hot-spot removal for sub-100nm manufacturing [6349-99]

A novel approach for hot-spot removal for sub-100nm manufacturing [6349-99]

著者名:

Ma, M.

Anderson, M.

Lai, W.

Wu, C. ( Aprio Technologies (USA) )

Tsai, S. ( ProMOS Technologies Inc. (Taiwan) )

さらに 4 件

掲載資料名:

Photomask Technology 2006

シリーズ名:

Proceedings of SPIE - the International Society for Optical Engineering

シリーズ巻号:

6349

発行年:

2006

パート:

2

開始ページ:

63492P

出版情報:

Bellingham, Wash.: SPIE - The International Society of Optical Engineering

ISSN:

0277786X

ISBN:

9780819464446 [0819464449]

言語:

英語

請求記号:

P63600/6349

資料種別:

国際会議録

詳細

TDL書誌ID:	ZA00016353
シリーズID:	PA00000029
会議名:	SPIE Photomask Technology : Annual BACUS Symposium on Photomask Technology
回次:	2006 : 26th
会議開催地:	Monterey, CA, USA
会議開催年:	2006.09.19-2006.09.22

類似資料:

1 国際会議録 Lithography process window enhancement using integrated design defect detection and fix [6283-100] Su, B., Ma, M., Vikram, A., Volk, W., Du, H., Verma, G., Morse, R., Chu, C., Tsao, B., Lin, C., Chou, J., Tsai, S. SPIE - The International Society of Optical Engineering	7 国際会議録 CPL mask technology for sub-100-nm contact hole imaging Kasprowicz, B.S., Conley, W.E., Litt, L.C., Van Den Broeke, D.J., Montgomery, P.K., Socha, R.J., Wu, W., Lucas, K.D., … SPIE - The International Society of Optical Engineering
2 国際会議録 A systematic approach for capturing interconnects hot spots M. Al-Imam, H. Y. Liao, J. Schacht, T. H. Wu, C. W. Huang, S. Y. Huang, P. R. Tsai, C. H. Yang SPIE - The International Society of Optical Engineering	8 国際会議録 Spacer double patterning technique for sub-40nm DRAM manufacturing process development W. Shiu, W. Ma, H. W. Lee, J. S. Wu, Y. M. Tseng Society of Photo-optical Instrumentation Engineers
3 国際会議録 Practical approach for AAPSM image imbalance correction for sub-100-nm lithography Cho, H.L., Lin, S.Y., Hsieh, F., Kroyan, A., Liu, H.-Y., Huang, J.H., Hsu, S.-H., Huang, I-H., Lin, B.S.-M., Hung, K.-C. SPIE-The International Society for Optical Engineering	9 国際会議録 Patterning 80-nm gates using 248-nm lithography: an approach for 0.13-μm VLSI manufacturing Wang,C.-M., Lai,C.-W., Huang,J., Liu,H.-Y. SPIE-The International Society for Optical Engineering
4 国際会議録 Novel high-performance ArF resist for sub-100-nm lithography Lee,G., Koh,C.-W., Jung,J.-C., Jung,M.-H., Kong,K.-K., Kim,J.-S., Shin,K.-S., Choi,S.-J., Kim,Y.-S., Choi,Y.-J., … SPIE-The International Society for Optical Engineering	10 国際会議録 The study of phase angle effects to wafer process window using 193-nm EAPSM in a 300-mm wafer manufacturing environment Chou, W.Y., Yen, S.M., Wu, J.K., Shieh, W.B., Chuang, M., Fan, G., Tseng, C.C., Hughes, G.P., MacDonald, S.S., Holiday, … SPIE - The International Society of Optical Engineering
5 国際会議録 Phenomena and OPC solution of ripple patterns for 65-nm node Lai, C.-M., Ho, J.-S., Lai, C.-W., Tsai, C.-K., Tsay, C.-S., Chen, J.-H., Liu, R.-G., Ku, Y.C., Lin, B.-J. SPIE - The International Society of Optical Engineering	11 国際会議録 New resolution enhancement technology for manufacturing sub-100-nm technology Chung, D.-H., Park, J.-Y., Lee, M.-K., Shin, I.-K., Choi, S.-W., Yoon, H.-S., Sohn, J.-M., Chen, J.F., Van Den Broeke, … SPIE-The International Society for Optical Engineering
6 国際会議録 Sub-100-nm and deep sub-100-nm MOS transistor gate patterning Xiang,Q., Gupta,S., Spence,C.A., Singh,B., Yeap,G.C.-F., Lin,M.-R. SPIE-The International Society for Optical Engineering	12 国際会議録 Implementation of double dipole lithography for 45-nm node poly and diffusion layer manufacturing with 0.93NA M. -H. Wu, M. Hsu, S. Hsu, B. -J. Lu, Y. -F. Cheng, Y. -L. Chou, C. -H. Yang SPIE - The International Society of Optical Engineering

1

2

3

4

5

6

7

8

9

10

11

12