Full-chip poly gate critical dimension control using model based lithography verification [5992-186]

Full-chip poly gate critical dimension control using model based lithography verification [5992-186]

著者名:

Zhang, D. N.
Kim, J.
Tang, Z. ( Synopsys Inc. (USA) )

掲載資料名:

25th Annual BACUS Symposium on Photomask Technology

シリーズ名:

Proceedings of SPIE - the International Society for Optical Engineering

シリーズ巻号:

5992

発行年:

2005

パート:

2

開始ページ:

59925E

出版情報:

Bellingham, Wash.: SPIE - The International Society of Optical Engineering

ISSN:

0277786X

ISBN:

9780819460141 [0819460141]

言語:

英語

請求記号:

P63600/5992

資料種別:

国際会議録

詳細

TDL書誌ID:	ZA00016029
シリーズID:	PA00000029
会議名:	SPIE Photomask Technology : Annual BACUS Symposium on Photomask Technology
回次:	2005 : 25th
会議開催地:	Monterey, California, USA
会議開催年:	2005.10.04-2005.10.07

類似資料:

1 国際会議録 Full-chip level MEEF analysis using model based lithography verification [5992-95] Kim, J., Wang, L., Zhang, D., Tang, Z. SPIE - The International Society of Optical Engineering	7 国際会議録 Practical approach to control the full-chip-level gate CD in DUV lithography Park,C.-H., Kim,Y.-H., Lee,H.-J., Kong,J.-T., Lee,S.-H. SPIE-The International Society for Optical Engineering
2 国際会議録 Model-based full-chip verification for 65nm lithography process development [5853-42] Kim, J., Wang, L., Zhang, D., Tang, Z. SPIE - The International Society of Optical Engineering	8 国際会議録 Full-chip application for SRAM gate at 100-nm node and beyond using chromeless phase lithography Park, J.-S., Kim, S.-H., Shin, I.-K., Choi, S.-W., Sohn, J.-M., Lee, J.-H., Shin, H.-S., Laidig, T.L., Van den Broeke, … SPIE - The International Society of Optical Engineering
3 国際会議録 Contact CD variation check and contact/metal overlay check using a model based full chip verification software tool [5853-41] Wang, L., Kim, J., Zhang, D., Tang, Z., Fan, M. SPIE - The International Society of Optical Engineering	9 国際会議録 Gate CD control for full chip using total-process-proximity-based correction method Nam,B.H., Park,J.O., Lee,D.J., Cheong,J.H., Hwang,Y.J., Song,Y.J. SPIE - The International Society for Optical Engineering
4 国際会議録 Resolution enhancement technique optimization using model-based full-chip verification methodology for subwavelength lithography Kim, J., Fan, M., Wang, L., Tsuei, T., Tang, Z. SPIE - The International Society of Optical Engineering	10 国際会議録 Systematlc approach to correct critical patterns Induced by the lithography process at the full-chip level Park,C.-H., Kim,Y.-H., Park,J.-S., Kim,K.-D., Yoo,M.-H., Kong,J.-T. SPIE - The International Society for Optical Engineering
5 国際会議録 Accurate gate CD control through the full-chip area using the dual model in the model-based OPC Hong, J.-S., Park, C.-H., Kim, D.-H., Choi, S.-H., Ban, Y.-C., Kim, Y.-H., Yoo, M.-H., Kong, J.-T. SPIE - The International Society of Optical Engineering	11 国際会議録 Hotspot detection on post-OPC layout using full-chip simulation-based verification tool: a case study with aerial image simulation Kim, J., Fan, M. SPIE - The International Society of Optical Engineering
6 国際会議録 Post-OPC verification using a full-chip pattern-based simulation verification method [5992-100] Yung, C. -Y., Wang, C. -H., Ma, C., Zhang, G. SPIE - The International Society of Optical Engineering	12 国際会議録 65-nm full-chip implementation using double dipole lithography Hsu, S.D., Chen, J.F., Cororan, N., Knose, W.T., Broeke, D.J.V.D., Laidig, T.L., Wampler, K.E., Shi, X., Hsu, C.M., … SPIE-The International Society for Optical Engineering

1

2

3

4

5

6

7

8

9

10

11

12