Full-chip level MEEF analysis using model based lithography verification [5992-95]
- 著者名:
- 掲載資料名:
- 25th Annual BACUS Symposium on Photomask Technology
- シリーズ名:
- Proceedings of SPIE - the International Society for Optical Engineering
- シリーズ巻号:
- 5992
- 発行年:
- 2005
- パート:
- 2
- 開始ページ:
- 59922U
- 出版情報:
- Bellingham, Wash.: SPIE - The International Society of Optical Engineering
- ISSN:
- 0277786X
- ISBN:
- 9780819460141 [0819460141]
- 言語:
- 英語
- 請求記号:
- P63600/5992
- 資料種別:
- 国際会議録
類似資料:
1
国際会議録
Full-chip poly gate critical dimension control using model based lithography verification [5992-186]
SPIE - The International Society of Optical Engineering |
SPIE - The International Society of Optical Engineering |
SPIE - The International Society of Optical Engineering |
8
国際会議録
Model-based lithography verification using the new manufacturing sensitivity model [6349-183]
SPIE - The International Society of Optical Engineering |
SPIE - The International Society of Optical Engineering |
SPIE-The International Society for Optical Engineering |
SPIE - The International Society of Optical Engineering |
SPIE - The International Society for Optical Engineering |
5
国際会議録
Post-OPC verification using a full-chip pattern-based simulation verification method [5992-100]
SPIE - The International Society of Optical Engineering |
SPIE - The International Society of Optical Engineering |
SPIE-The International Society for Optical Engineering |
12
国際会議録
Full-chip application for SRAM gate at 100-nm node and beyond using chromeless phase lithography
SPIE - The International Society of Optical Engineering |