Improved Dielectric ind Interface Properties of 4H-SiC MOS Structures Processed by Oxide Deposition and N2O Annealing

Improved Dielectric ind Interface Properties of 4H-SiC MOS Structures Processed by Oxide Deposition and N2O Annealing

著者名:

掲載資料名:

Silicon carbide and related materials - 2005 : proceedings of the International Conference on Silicon Carbide and Related Materials - 2005 : Pittsburgh, Pennsylvania, USA : September 18-23 2005

シリーズ名:

Materials science forum

シリーズ巻号:

527-529

発行年:

2006

パート:

2

開始ページ:

987

終了ページ:

990

総ページ数:

4

出版情報:

Stafa-Zuerich: Trans Tech Publications

ISSN:

02555476

ISBN:

9780878494255 [0878494251]

言語:

英語

請求記号:

M23650

資料種別:

国際会議録

詳細

TDL書誌ID:	ZA00015830
シリーズID:	PA00000012
会議名:	International Conference on Silicon Carbide and Related Materials
回次:	2005
会議開催地:	Pittsburgh, Pennsylvania, USA
会議開催年:	2005.09.18-2005.09.23

類似資料:

1 国際会議録 MOS Interface Properties and MOSFET Performance on 4H-SiC{0001} and Non-Basal Faces Processed by N2O Oxidation Kimoto, T., Kanzaki, Y., Noborio, M., Kawano, H., Matsunami, H. Materials Research Society	7 国際会議録 Towards High-Quality AlN/SiC Hetero-Interface by Controlling Initial Processes in Molecular-Beam Epitaxy Onojima, N., Kaido, J., Suda, J., Kimoto, T., Matsunami, H. Trans Tech Publications
2 国際会議録 Short-Channel Effects in 4H-SiC MOSFETs Noborio, M., Kanzaki, Y., Suda, J., Kimoto, T., Matsunami, H. Trans Tech Publications	8 国際会議録 Scanning Capacitance Microscopy of SiC Multiple PN Junction Structure Grown by Cold-Wall Chemical Vapor Deposition Suda, J., Nakamura, S., Miura, M., Kimoto, T., Matsunami, H. Trans Tech Publications
3 国際会議録 Improved On-Current of 4H-SiC MOSFETs with a Three-Dimensional Gate Structure Y. Nanen, H. Yoshioka, M. Noborio, J. Suda, T. Kimoto Trans Tech Publications	9 国際会議録 Scanning Capacitance Microscopy of SiC Multiple PN Junction Structure Grown by Cold-Wall Chemical Vapor Deposition Suda, J., Nakamura, S., Miura, M., Kimoto, T., Matsunami, H. Trans Tech Publications
4 国際会議録 Enhanced Channel Mobility in 4H-SiC MISFETs by Utilizing Deposited SiN/SiO2 Stack Gate Structures M. Noborio, J. Suda, T. Kimoto Trans Tech Publications	10 国際会議録 Reduction of On-Resistance in 4H-SiC Multi-RESURF MOSFETs Noborio, M., Negoro, Y., Suda, J., Kimoto, T. Trans Tech Publications
5 国際会議録 Lateral 4H-SiC MOSFETs with Low On-Resistance by Using Two-Zone Double RESURF Structure M. Noborio, J. Suda, T. Kimoto Trans Tech Publications	11 国際会議録 High Channel Mobility in P-Channel MOSFETs Fabricated on 4H-SiC (0001) and Non-Basal Faces M. Noborio, J. Suda, T. Kimoto Trans Tech Publications
6 国際会議録 Dose Designing fof High-Voltage 4H-SiC RESURF MOSFETs - Device Simulation and Fabrication Kawano, H., Kimoto, T., Suda, J., Matsunami, H. Trans Tech Publications	12 国際会議録 1.5 kV Lateral Double RESURF MOSFETs on 4H-SiC (000-1)C Face M. Noborio, J. Suda, T. Kimoto Trans Tech Publications

1

2

3

4

5

6

7

8

9

10

11

12