Blank Cover Image

Low temperature and channel engineering influence on harmonic distortion of SOI NMOSFETs for analog applications

著者名:
Pavanello, M.A.
Cerdeira, A.
Aleman, M.A.
Martino, J.A.
Vancaillie, L.
Flandre, D.
さらに 1 件
掲載資料名:
Silicon-on-insulator technology and devices XII : proceedings of the international symposium
シリーズ名:
Electrochemical Society Proceedings Series
シリーズ巻号:
2005-03
発行年:
2005
開始ページ:
125
終了ページ:
130
総ページ数:
6
出版情報:
Pennington, N.J.: Electrochemical Society
ISSN:
01616374
ISBN:
9781566774611 [1566774616]
言語:
英語
請求記号:
E23400/200503
資料種別:
国際会議録

類似資料:

1 国際会議録 Analysis of Harmonic Distortion in Graded-Channel SOI MOSFETs at High Temperatures

Pavanello, M. A., Cerdeira, A., Martino, J. A., Aleman, M. A., Flandre, D.

Electrochemical Society
7 国際会議録 Channel Length Influence on the Performance of Source-Follower Buffers Implemented with Graded-Channel SOI nMOSFETs

M. De Souza, D. Flandre, M.A. Pavanello

Electrochemical Society
2 国際会議録 Analog Performance of Graded-Channel SOI NMOSFETS at Low Temperatures

Pavanello, M.A., Martino, J.A., Flandre, D.

Electrochemical Society
8 国際会議録 Behavior of Graded-Channel Fully Depleted SOI NMOSFET at High Temperatures

Galeti, M., Pavanello, M.A., Martino, J.A.

Electrochemical Society
3 国際会議録 High Performance Current-Mirrors Using Graded-Channel SOt NMOSFETs

Pavanello, M.A., Martino, J.A., Flandre, D.

Electrochemical Society
9 国際会議録 Application of Double Gate Graded-Channel SOI in MOSFET-C Balanced Structures

R. T. Doria, M. A. Pavanello, A. Cerdeira, J. Raskin, D. Flandre

Electrochemical Society
4 国際会議録 Implementation of Tunable Resistors Using Graded-Channel SOI MOSFETs Operating in Cryogenic Environments

Pavanello, M. A., Cerdeira, A., Martino, J. A., Alernan, M. A., Flandre, D.

Electrochemical Society
10 国際会議録 Implementation of high performance operational transconductance amplifiers using graded-channel SOI NMOSFETs

Gimenez, S.P., Pavanello, M.A., Martino, J.A., Flandre, D.

Electrochemical Society
5 国際会議録 Comparison Between Conventional and Graded-Channel SOI nMOSFETs in Low Temperature Operation

Der Agopian, P.G., Pavanello, M.A., Martino, J.A.

Electrochemical Society
11 国際会議録 Behavior of Graded Channel SOI Gate-All-Around NMOSFET Devices at High Temperatures

dos Santos, C. D. G., Pavanello, M. A., Martino, J. A., Flandre, D., Raskin, J.-P.

Electrochemical Society
6 国際会議録 Potential of Improved Gain in Operational Transconductance Amplifier Using 0.5 um Graded-Channel SOI NMOSFET for Applications in the Gigahertz Range

Gimenez, S. P., Pavanello, M. A., Martino, J. A., Flandre, D.

Electrochemical Society
12 国際会議録 A Series Association Model For Double Gate Graded-Channel SOI nMOSFET Analog Circuit Simulation

F.A. Ferreira, A. Cerdeira, M.A. Pavanello

Electrochemical Society
1
 
2
 
3
 
4
 
5
 
6
 
7
 
8
 
9
 
10
 
11
 
12