Figures-of-merit of Intrinsic, standard-doped and graded-channel SOt and SOS MOSFETs for analog baseband and RF applications

Figures-of-merit of Intrinsic, standard-doped and graded-channel SOt and SOS MOSFETs for analog baseband and RF applications

著者名:

掲載資料名:

Silicon-on-insulator technology and devices XI : proceedings of the international symposium

シリーズ名:

Electrochemical Society Proceedings Series

シリーズ巻号:

2003-5

発行年:

2003

開始ページ:

295

終了ページ:

300

総ページ数:

6

出版情報:

Pennington, N.J.: Electrochemical Society

ISSN:

01616374

ISBN:

9781566773751 [156677375X]

言語:

英語

請求記号:

E23400/200305

資料種別:

国際会議録

詳細

TDL書誌ID:	ZA00014068
シリーズID:	PA00000028
会議名:	International Symposium on Silicon-on-Insulator Technology and Devices ; Meeting of the Electrochemical Society
回次:	11th ; 203rd
会議開催地:	Paris, France
会議開催年:	2003.04.28-2003.05.02

類似資料:

1 国際会議録 Application of Double Gate Graded-Channel SOI in MOSFET-C Balanced Structures R. T. Doria, M. A. Pavanello, A. Cerdeira, J. Raskin, D. Flandre Electrochemical Society	7 国際会議録 High Performance Current-Mirrors Using Graded-Channel SOt NMOSFETs Pavanello, M.A., Martino, J.A., Flandre, D. Electrochemical Society
2 国際会議録 Impact of the graded-channel architecture on double gate transistors for high-performance analog applications Pavanello, M.A., Martino, J.A., Chung, T.M., Kranti, A., Raskin, J.-P., Flandre, D. Electrochemical Society	8 国際会議録 The Graded-Channel SOT MOSFET to Alleviate the Parasitic Bipolar Effects and Improve the Output Characteristics Pavanello, M A, Martino, I A, Dessard, V, Flandre, D Electrochemical Society
3 国際会議録 Partially depleted SOIt dynamic-threshold MOSFET for low-voltage and microwave applications Dehan, M., Raskin, J.-P., Vanhoenacker, D. Electrochemical Society	9 国際会議録 Operation of Double Gate Graded-Channel Transistors at Low Temperatures M. A. Pavanello, J. A. Martino, T. M. Chung, A. Kranti, J.-P. Raskin, D. Flandre Electrochemical Society
4 国際会議録 Partially Depleted SOI Dynamic Threshold MOSFET for Low-Voltage and Microwave Applications Dehan, M., Vanhoenacker-Janvier, D., Raskin, J.-P. Electrochemical Society	10 国際会議録 Recent advances in SOI MOSFET devices and circuits for ultra-low power / high temperature applications Levacq, D., Dessard, V., Flandre, D. Kluwer Academic Publishers
5 国際会議録 Linearity Analysis in Double Gate Graded-Channel Soi Devices Applied to 2-Mos Mosfet-C Balanced Structures R.T. Doria, A. Cerdeira, J.-P. Raskin, D. Flandre, M.A. Pavanello Electrochemical Society	11 国際会議録 The Length-Dependence of the 1/f Noise of Graded-Channel SOI nMOSFETs E. Simoen, C. Claeys, T. M. Chung, D. Flandre, J. Raskin Electrochemical Society
6 国際会議録 A Fully Analytical Continuous Model for Graded-Channel SOI MOSFET for Analog Applications Souza, M., Pavanello, M. A., Iniguez, B., Flandre, D. Electrochemical Society	12 国際会議録 Behavior of Graded Channel SOI Gate-All-Around NMOSFET Devices at High Temperatures dos Santos, C. D. G., Pavanello, M. A., Martino, J. A., Flandre, D., Raskin, J.-P. Electrochemical Society

1

2

3

4

5

6

7

8

9

10

11

12