Blank Cover Image

Impact of the graded-channel architecture on double gate transistors for high-performance analog applications

著者名:
Pavanello, M.A.
Martino, J.A.
Chung, T.M.
Kranti, A.
Raskin, J.-P.
Flandre, D.
さらに 1 件
掲載資料名:
Silicon-on-insulator technology and devices XI : proceedings of the international symposium
シリーズ名:
Electrochemical Society Proceedings Series
シリーズ巻号:
2003-5
発行年:
2003
開始ページ:
261
終了ページ:
266
総ページ数:
6
出版情報:
Pennington, N.J.: Electrochemical Society
ISSN:
01616374
ISBN:
9781566773751 [156677375X]
言語:
英語
請求記号:
E23400/200305
資料種別:
国際会議録

類似資料:

1 国際会議録 Operation of Double Gate Graded-Channel Transistors at Low Temperatures

M. A. Pavanello, J. A. Martino, T. M. Chung, A. Kranti, J.-P. Raskin, D. Flandre

Electrochemical Society
7 国際会議録 Investigation of charge control related performances In double-gate SOI MOSFETs

Kiichytska, V., Chung, T.M., van Meer, H., de Meyer, K., Raskin, J.P., Flandre, D.

Electrochemical Society
2 国際会議録 Application of Double Gate Graded-Channel SOI in MOSFET-C Balanced Structures

R. T. Doria, M. A. Pavanello, A. Cerdeira, J. Raskin, D. Flandre

Electrochemical Society
8 国際会議録 Implementation of high performance operational transconductance amplifiers using graded-channel SOI NMOSFETs

Gimenez, S.P., Pavanello, M.A., Martino, J.A., Flandre, D.

Electrochemical Society
3 国際会議録 Analog Performance of Graded-Channel SOI NMOSFETS at Low Temperatures

Pavanello, M.A., Martino, J.A., Flandre, D.

Electrochemical Society
9 国際会議録 Impact of Graded-Channel SOI MOSFET Application on the Performance of Cascode and Wilson Current Mirrors

A. A. Santos, D. Flandre, M. A. Pavanello

Electrochemical Society
4 国際会議録 High Performance Current-Mirrors Using Graded-Channel SOt NMOSFETs

Pavanello, M.A., Martino, J.A., Flandre, D.

Electrochemical Society
10 国際会議録 Potential of Improved Gain in Operational Transconductance Amplifier Using 0.5 um Graded-Channel SOI NMOSFET for Applications in the Gigahertz Range

Gimenez, S. P., Pavanello, M. A., Martino, J. A., Flandre, D.

Electrochemical Society
5 国際会議録 Linearity Analysis in Double Gate Graded-Channel Soi Devices Applied to 2-Mos Mosfet-C Balanced Structures

R.T. Doria, A. Cerdeira, J.-P. Raskin, D. Flandre, M.A. Pavanello

Electrochemical Society
11 国際会議録 A Physically-Based Continuous Model for Graded-Channel SOI MOSFET

Pavanello, M.A., Ifiiguez, B., Martino, J.A., Flandre, D.

Electrochemical Society
6 国際会議録 Behavior of Graded Channel SOI Gate-All-Around NMOSFET Devices at High Temperatures

dos Santos, C. D. G., Pavanello, M. A., Martino, J. A., Flandre, D., Raskin, J.-P.

Electrochemical Society
12 国際会議録 Figures-of-merit of Intrinsic, standard-doped and graded-channel SOt and SOS MOSFETs for analog baseband and RF applications

Levacq, D., Dehan, M., Flandre, D., Raskin, J.-P.

Electrochemical Society
1
 
2
 
3
 
4
 
5
 
6
 
7
 
8
 
9
 
10
 
11
 
12