High Performance Current-Mirrors Using Graded-Channel SOt NMOSFETs

High Performance Current-Mirrors Using Graded-Channel SOt NMOSFETs

著者名:

掲載資料名:

Silicon-on-Insulator Technology and Devices X : proceedings of the tenth International Symposium

シリーズ名:

Electrochemical Society Proceedings Series

シリーズ巻号:

2001-3

発行年:

2001

開始ページ:

319

終了ページ:

324

総ページ数:

6

出版情報:

Pennington, N.J.: Electrochemical Society

ISSN:

01616374

ISBN:

9781566773096 [1566773091]

言語:

英語

請求記号:

E23400/2001-3

資料種別:

国際会議録

詳細

TDL書誌ID:	ZA00014007
シリーズID:	PA00000028
会議名:	International Symposium on Silicon-on-Insulator Technology and Devices ; Meeting of the Electrochemical Society
回次:	10th : 199th
会議開催地:	Washington D.C., USA
会議開催年:	2001.03.25-2001.03.29

類似資料:

1 国際会議録 Analog Performance of Graded-Channel SOI NMOSFETS at Low Temperatures Pavanello, M.A., Martino, J.A., Flandre, D. Electrochemical Society	7 国際会議録 Impact of Graded-Channel SOI MOSFET Application on the Performance of Cascode and Wilson Current Mirrors A. A. Santos, D. Flandre, M. A. Pavanello Electrochemical Society
2 国際会議録 Implementation of high performance operational transconductance amplifiers using graded-channel SOI NMOSFETs Gimenez, S.P., Pavanello, M.A., Martino, J.A., Flandre, D. Electrochemical Society	8 国際会議録 Behavior of Graded Channel SOI Gate-All-Around NMOSFET Devices at High Temperatures dos Santos, C. D. G., Pavanello, M. A., Martino, J. A., Flandre, D., Raskin, J.-P. Electrochemical Society
3 国際会議録 Potential of Improved Gain in Operational Transconductance Amplifier Using 0.5 um Graded-Channel SOI NMOSFET for Applications in the Gigahertz Range Gimenez, S. P., Pavanello, M. A., Martino, J. A., Flandre, D. Electrochemical Society	9 国際会議録 Impact of the graded-channel architecture on double gate transistors for high-performance analog applications Pavanello, M.A., Martino, J.A., Chung, T.M., Kranti, A., Raskin, J.-P., Flandre, D. Electrochemical Society
4 国際会議録 Channel Length Influence on the Performance of Source-Follower Buffers Implemented with Graded-Channel SOI nMOSFETs M. De Souza, D. Flandre, M.A. Pavanello Electrochemical Society	10 国際会議録 A Physically-Based Continuous Model for Graded-Channel SOI MOSFET Pavanello, M.A., Ifiiguez, B., Martino, J.A., Flandre, D. Electrochemical Society
5 国際会議録 The Graded-Channel SOT MOSFET to Alleviate the Parasitic Bipolar Effects and Improve the Output Characteristics Pavanello, M A, Martino, I A, Dessard, V, Flandre, D Electrochemical Society	11 国際会議録 Analysis of Harmonic Distortion in Graded-Channel SOI MOSFETs at High Temperatures Pavanello, M. A., Cerdeira, A., Martino, J. A., Aleman, M. A., Flandre, D. Electrochemical Society
6 国際会議録 Behavior of Graded-Channel Fully Depleted SOI NMOSFET at High Temperatures Galeti, M., Pavanello, M.A., Martino, J.A. Electrochemical Society	12 国際会議録 Implementation of Tunable Resistors Using Graded-Channel SOI MOSFETs Operating in Cryogenic Environments Pavanello, M. A., Cerdeira, A., Martino, J. A., Alernan, M. A., Flandre, D. Electrochemical Society

1

2

3

4

5

6

7

8

9

10

11

12