Process Integration for DRAM Cell Transistor Optimization*

Process Integration for DRAM Cell Transistor Optimization*

著者名:

掲載資料名:

ULSI Process Integration : proceedings of the International Symposium

シリーズ名:

Electrochemical Society Proceedings Series

シリーズ巻号:

2001-2

発行年:

2001

開始ページ:

250

終了ページ:

259

総ページ数:

10

出版情報:

Pennington, N.J.: Electrochemical Society

ISSN:

01616374

ISBN:

9781566773089 [1566773083]

言語:

英語

請求記号:

E23400/2001-2

資料種別:

国際会議録

詳細

TDL書誌ID:	ZA00014006
シリーズID:	PA00000028
会議名:	International Symposium on ULSI Process Integration ; Meeting of the Electrochemical Society
回次:	2nd ; 199th
会議開催地:	Washington, D.C., USA
会議開催年:	2001.03.24-2001.03.31

類似資料:

1 国際会議録 ArF issues of 90-nm-node DRAM device integration Goo, D.-H., Kim, B.-S., Park, J.-S., Yoon, K.-S., Lee, J.-H., Cho, H.-K., Han, W.-S., Moon, J.-T. SPIE-The International Society for Optical Engineering	7 国際会議録 Validation of ArF chromeless PSM in the sub-100-nm node DRAM cell Lee, J.-H., Chung, D.-H., Cha, D.-C., Kim, H.-S., Park, J.-S., Nam, D.-G., Woo, S.-K., Cho, H.-S., Han, W.-S. SPIE-The International Society for Optical Engineering
2 国際会議録 Aberration sensitivity control for the isolation layer in low-k1 DRAM process Cho, B.-H., Yim, D., Park, C.-H., Lee, S.-H., Yang, H.-J., Choi, J.-H., Shin, Y.-C., Kim, C.-D., Choi, J.-S., Kang, … SPIE-The International Society for Optical Engineering	8 国際会議録 Lithography process design for 4-Gb DRAM of 0.31 k1 with KrF Park,J., Yeo,G., Kim,I., Kim,B.-S., Lee,J., Cho,H., Moon,J.T. SPIE-The International Society for Optical Engineering
3 国際会議録 Detectability and printability of programmed defect reticle for 256-Mb dram Park,J.H., Cho,H.-K., Kim,Y.-H., Lee,K.-H., Yoon,H.-S. SPIE-The International Society for Optical Engineering	9 国際会議録 Scanning Rapid Thermal Annealing Process for Low Temperature Poly-Silicon Thin Film Transistors Kim, F.-K., Kim, G.-B., Yoon, Y-G., Kim, C.-H., Lee, B.-I., Joo, S.-K. Electrochemical Society
4 国際会議録 Optimum field-size strategy for DRAM mass production in low-k1 process Park,C.-H., Yim,D., Lee,S.-H., Yang,H.-J., Choi,J.-H., Shin,Y.-C., Kim,C.-D., Choi,J.-S., Kang,K.-O., Kim,S.-W., … SPIE-The International Society for Optical Engineering	10 国際会議録 Process Integration of Highly Stable 1.25um2 6T-SRAM Cell with 45 nm Gate Length Triple Gate Transistors Lee, K., Yang, J. -H., Maeda, S., Jin, Y.- S., Choi, J. -A., Bae, S. -G., Kim, Y. -H., Ahn, J. -H., Sun, M. -C., Ku, J. … Electrochemical Society
5 国際会議録 FIB repair of opaque defects for 64-Mb-DRAM-level binary masks Lee,K.H., Cho,H.K., Park,J.H., Kim,Y.H., Yoon,H.S., Sohn,J.M. SPIE-The International Society for Optical Engineering	11 国際会議録 Efficiency analysis of mask fabrication with 1-Gb-DRAM storage node layer Han,O., Kim,B.-C., Park,H.-B., Lee,I.-S. SPIE-The International Society for Optical Engineering
6 国際会議録 Detectability and printability of programmed defects in the contact layer for 256-Mb-DRAM grade reticle Kim,Y.H., Park,J.H., Lee,K.H., Cho,H.K., Yoon,H.S. SPIE-The International Society for Optical Engineering	12 国際会議録 A study for effect of rounded contact hole pattern by laser mask writng machine onto wafer process margin [6283-15] Park, -J. S., Yoon, -H. K., Kang, -H. J., Choi, -Y. J., Lee, -S. Y., Kim. K. SPIE - The International Society of Optical Engineering

1

2

3

4

5

6

7

8

9

10

11

12