Blank Cover Image

RTP for Advanced Device Fabrication using Shallow, Elevated, and Silicided Junctions

著者名:
Osburn, C.M.  
掲載資料名:
Advances in rapid thermal processing : proceedings of the symposium
シリーズ名:
Electrochemical Society Proceedings Series
シリーズ巻号:
99-10
発行年:
1999
開始ページ:
197
終了ページ:
206
総ページ数:
10
出版情報:
Pennington, N. J.: Electrochemical Society
ISSN:
01616374
ISBN:
9781566772327 [156677232X]
言語:
英語
請求記号:
E23400/99-10
資料種別:
国際会議録

類似資料:

1 国際会議録 SILICON CONSUMPTION DURING SELF-ALIGNED TITANIUM SILICIDE FORMATION ON SHALLOW JUNCTIONS

Smith, P.L., Osburn, C.M., Wen, D.S., McGuire, G.

Materials Research Society
7 国際会議録 Effect of Post Metallization Annealing for Alternative Gate Stack Devices

Kim, I., Finn, S.K., Osburn, C.M.

Electrochemical Society
2 国際会議録 Ultra Shallow Junctions: Formation, Characterization, and Modeling

Osburn, C.M., Chevacharoenkul, S., Wang, Q.F., Tsai, J.Y., Cowen, A., Rose, J., Zhang, X., Kellam, M.

Electrochemical Society
8 国際会議録 Formation and Characterization of NiSi-Silicided n+-p Shallow Junctions Using Implantation Through Sulcide and Low Temperature Furnace Annealing

Wang, C.-C., Chen, M.-C.

Electrochemical Society
3 国際会議録 Drain Engineering of Sub-Quarter-μm MOSFET Devices

Tsai, J.-Y., Osburn, C.M.

Electrochemical Society
9 国際会議録 PREDICT1.6: MODELING OF METAL SILICIDE PROCESSES

Osburn, C.M., Tsai, J.Y., Wang, Q.F., Rose, J., Cowen, A.

Electrochemical Society
4 国際会議録 AGGLOMERATION OF COBALT SILICIDE FILMS

Xiao, Z.G., Rozgonyi, G.A., Canovai, C.A., Osburn, C.M.

Materials Research Society
10 国際会議録 A 0.18 μm CMOS Technology for Elevated Source/Drain MOSFETs Using Selective Silicon Epitaxy

Srivastava, A., Sun, J., Bellur, K., Bartholomew, R., O'Neil, P., Celik, M., Osburn, C.M., Masnari, N.A., OEztuerk, …

Electrochemical Society
5 国際会議録 Parasitic Resistance Considerations of Using Elevated Source/Drain for Sub-0.25 μm MOSFET Technology

Sun, J., Srivastava, A., Bartholomew, R.F., Bellur, K., Osburn, C.M., Masnari, N.A.

Electrochemical Society
11 国際会議録 Response-surface-based optimization of 0.1-ｦﾌm PMOSFETs with ultrathin gate stack dielectrics

Srivastava,A., Osburn,C.M.

SPIE-The International Society for Optical Engineering
6 国際会議録 Use of elevated source/drain structure in sub-0.1-ｦﾌm NMOSFETs

Sun,J.J., Tsai,J.-Y., Yee,K.F., Osburn,C.M.

SPIE-The International Society for Optical Engineering
12 国際会議録 Device Fabrication and Evaluation of Alternative High-K Dielectrics and Gate Electrodes Using a Non-Self Aligned Gate process

Kim, I., Han, S.K., Kiether, W., Lee, S.J., Lee, C.H., Luan, H.F., Luo, Z., Rying, E., Wicaksana, Z.Wang D., Zhu, W., …

Electrochemical Society
1
 
2
 
3
 
4
 
5
 
6
 
7
 
8
 
9
 
10
 
11
 
12