RET integration of CPL technology for random logic
- 著者名:
Hsu, S.D. ( ASML MaskTools, Inc. (USA) ) Van Den Broeke, D.J. ( ASML MaskTools, Inc. (USA) ) Chen, J.F. ( ASML MaskTools, Inc. (USA) ) Shi, X. ( ASML MaskTools, Inc. (USA) ) Hsu, M. ( ASML MaskTools, Inc. (USA) ) Laidig, T.L. ( ASML MaskTools, Inc. (USA) ) Conley, W. ( Motorola, Inc. (USA) ) Litt, L.C. ( Motorola, Inc. (USA) ) Wu, W. ( Motorola, Inc. (USA) ) - 掲載資料名:
- Optical Microlithography XVII
- シリーズ名:
- Proceedings of SPIE - the International Society for Optical Engineering
- シリーズ巻号:
- 5377
- 発行年:
- 2004
- 開始ページ:
- 510
- 終了ページ:
- 526
- 総ページ数:
- 17
- 出版情報:
- Bellingham, Wash.: SPIE - The International Society of Optical Engineering
- ISSN:
- 0277786X
- ISBN:
- 9780819452900 [0819452904]
- 言語:
- 英語
- 請求記号:
- P63600/5377.1
- 資料種別:
- 国際会議録
類似資料:
SPIE-The International Society for Optical Engineering |
7
国際会議録
Near-0.3 k1 full pitch range contact hole patterning using chromeless phase lithography (CPL)
SPIE - The International Society of Optical Engineering |
SPIE - The International Society of Optical Engineering |
SPIE-The International Society for Optical Engineering |
SPIE - The International Society of Optical Engineering |
SPIE-The International Society for Optical Engineering |
4
国際会議録
Full-chip manufacturing reliability check implementation for 90-nm and 65-nm nodes using CPL and DDL
SPIE - The International Society of Optical Engineering |
SPIE - The International Society of Optical Engineering |
SPIE - The International Society of Optical Engineering |
SPIE - The International Society of Optical Engineering |
SPIE - The International Society of Optical Engineering |
SPIE - The International Society of Optical Engineering |