Double-exposure strategy using OPC and simulation and the performance on wafer with sub-0.10-μm design rule in ArF lithography

Double-exposure strategy using OPC and simulation and the performance on wafer with sub-0.10-μm design rule in ArF lithography

著者名:

Oh, S.-Y. ( Hynix Semiconductor Inc. (Korea) )

掲載資料名:

Optical Microlithography XV

シリーズ名:

Proceedings of SPIE - the International Society for Optical Engineering

シリーズ巻号:

4691

発行年:

2002

巻:

Part Two

開始ページ:

1537

終了ページ:

1543

総ページ数:

7

出版情報:

Bellingham, Wash.: SPIE-The International Society for Optical Engineering

ISSN:

0277786X

ISBN:

9780819444370 [0819444375]

言語:

英語

請求記号:

P63600/4691

資料種別:

国際会議録

詳細

TDL書誌ID:	ZA00012526
シリーズID:	PA00000029
会議名:	SPIE Advanced Lithography : Optical microlithography
回次:	2002 : 15th
会議開催地:	Santa Clara, CA, USA
会議開催年:	2002.03.05-2002.03.08

類似資料:

1 国際会議録 Application of full-chip level optical proximity correction to memory device with sub-0.10-μm design rule and ArF lithography Yune,H.-S., Kim,H.-B., Kim,W.-H., Ahn,C.-N., Ham,Y.-M., Shin,K.-S. SPIE-The International Society for Optical Engineering	7 国際会議録 Quantitative analysis of mask error effect on wafer CD variation in ArF lithography Kim,S.-J., Koo,S.-S., Kim,S.-M., Ahn,C.-N., Ham,Y.-M., Shin,K.-S. SPIE-The International Society for Optical Engineering
2 国際会議録 0.33-k1 ArF lithography for 100-nm DRAM Bok, C.K., Kim, S.-K., Kim, H.-B., Oh, J.-S., Ahn, C.-N., Shin, K.-S. SPIE-The International Society for Optical Engineering	8 国際会議録 Correlation of reticle defects detectability and repairs to ArF wafer printability for 0.13-μm design rule with binary OPC/SB mask Phan,K.A., Spence,C.A., Riddick,J., Chen,J.X., Lamantia,M., Villa,H.A. SPIE-The International Society for Optical Engineering
3 国際会議録 Contact hole patterning performance of ArF resist for 0.10μm technology node Kim, J.-S., Jung, J.-C., Kong, K.-K., Lee, G.-S., Lee, S.-K., Hwang, Y.-S., Shin, K.-S. SPIE-The International Society for Optical Engineering	9 国際会議録 Dual-mask model-based proximity correction for high-performance 0.10-μm CMOS process Palmer,S.R., Mason,M.E., Randall,J.N., Aton,T., Kim,K., Tritchkov,A.V., Burdorf,J., Rieger,M.L., Stirniman,J.P. SPIE-The International Society for Optical Engineering
4 国際会議録 CD uniformity improvement of sub 60nm contact hole using model based OPC H.-S. Yune, Y.-B. Ahn, J.-C. Kim, H.-J. Shin, G. Yoo Society of Photo-optical Instrumentation Engineers	10 国際会議録 Trench pattern lithography for 0.13- and 0.10-μm logic devices at 248- and 193-nm wavelengths Wang,Y.-Y., Lin,H.-T., Yu,S.-S., Chen,C.-K., Ku,Y.-C., Yen,A., Lin,B.J. SPIE-The International Society for Optical Engineering
5 国際会議録 Potentialities of sub-100-nm optical lithography of alternating and phase-edge phase-shift mask for ArF lithography Koo,S.-S., Kim,H.-B., Yune,H.-S., Hong,J.-S., Paek,S.-W., Eom,T.-S., Ahn,C.-N., Ham,Y.-M., Baik,K.-H., Lee,K.-Y., … SPIE-The International Society for Optical Engineering	11 国際会議録 Highly accurate hybrid-OPC method for sub-60nm memory device [6156-42] Yune, H.-S., Kim, C.-K., Ahn Y B, Nam B H, Yim D SPIE - The International Society of Optical Engineering
6 国際会議録 Sub-0.10-μm lithography technology with resolution enhancement technique Chua, G.S., Lin, Q., Tay, C.J., Quan, C. SPIE-The International Society for Optical Engineering	12 国際会議録 Novel high-performance ArF resist for sub-100-nm lithography Lee,G., Koh,C.-W., Jung,J.-C., Jung,M.-H., Kong,K.-K., Kim,J.-S., Shin,K.-S., Choi,S.-J., Kim,Y.-S., Choi,Y.-J., … SPIE-The International Society for Optical Engineering

1

2

3

4

5

6

7

8

9

10

11

12