Blank Cover Image

Prediction of 0.18-ｦﾌm CMOS technology performance using tuned device simulation

著者名:
掲載資料名:
Microelectronic Device and Multilevel Interconnection Technology
シリーズ名:
Proceedings of SPIE - the International Society for Optical Engineering
シリーズ巻号:
2636
発行年:
1995
開始ページ:
100
終了ページ:
107
出版情報:
Bellingham, Wash.: SPIE-The International Society for Optical Engineering
ISSN:
0277786X
ISBN:
9780819420022 [0819420026]
言語:
英語
請求記号:
P63600/2636
資料種別:
国際会議録

類似資料:

1 国際会議録 Prediction of CMOS transistor performance at 0.10-ｦﾌm gate length using tuned simulations

Sridhar,S., Mehrotra,M., Rodder,M., Nandakumar,M., Chen,I.-C.

SPIE-The International Society for Optical Engineering
7 国際会議録 Evaluation of Mo-doped Ti salicide process for sub-0.18-ｦﾌm CMOS

Chao,C.-P., Kittl,J.A., Hong,Q.-Z., Shiau,W.-T., Rodder,M., Chen,I.-C.

SPIE-The International Society for Optical Engineering
2 国際会議録 Tuned MEDICI simulator including inverse short channel effect for sub-0.18-ｦﾌm CMOS technologies

Nandakumar,M., Sridhar,S., Vasanth,K., Hu,J.C., Shiau,W.-T., Mei,P., Rodder,M., Chen,I.-C.

SPIE-The International Society for Optical Engineering
8 国際会議録 A Novel Low-Temperature Self-Aligned Ti Silicide Technology for Sub-0.18 ｦﾌm CMOS Devices

Ren, L. P., Liu, P., Pan, G. Z., Woo, Jason C. S.

MRS - Materials Research Society
3 国際会議録 New methodology of simulating pocket-implanted sub-0.18-ｦﾌm CMOS

Mehrotra,M., Hu,J.C., Nandakumar,M., Chattenee,A., Rodder,M., Chen,I.-C.

SPIE-The International Society for Optical Engineering
9 国際会議録 A Novel Low Temperature Self-Aligned Ti Silicide Technology for Sub-0.18ｦﾌm CMOS Devices

Ren, L. P., Liu, P., Pan, G. Z., Woo, Jason C. S.

MRS - Materials Research Society
4 国際会議録 Applicability of RTCVD and LPCVD nitride spacers for sub-0.18-ｦﾌm CMOS technologies

Shiau,W.-T., Hu,J.C., Rodder,M., Tiner,P., Chen,I.-C.

SPIE-The International Society for Optical Engineering
10 国際会議録 Mask technology for 0.18-ｦﾌm device generation

Sohn,J.M., Choi,S.W., Kim,B.G., Cho,H.K., Yoon,H.S.

SPIE-The International Society for Optical Engineering
5 国際会議録 Optimum junction depth design of the S/D extension regions (MDD) for sub-0.18-ｦﾌm CMOS technologies

Chao,C.-P., Mehrotra,M., Chen,I.-C.

SPIE-The International Society for Optical Engineering
11 国際会議録 Process control and optimization of conventional metal process for 0.18-ｦﾌm logic technology

Subramanian,R., Brown,S.E., Chen,S.H., Morales,C., Gallardo,E., Singh,B.

SPIE - The International Society for Optical Engineering
6 国際会議録 Shallow source/drain extension formation using antimony and indium pre-amorphization schemes for 0.18- to 0.13-ｦﾌm CMOS technologies

Hu,J.C., Rodder,M., Chen,I.-C.

SPIE-The International Society for Optical Engineering
12 国際会議録 0.18-ｦﾌm gate length CMOS devices with N + polycide gate for 2.5-V application

Choi,J.Y., Zhang,E., Han,C.-C.

SPIE-The International Society for Optical Engineering
1
 
2
 
3
 
4
 
5
 
6
 
7
 
8
 
9
 
10
 
11
 
12