Technical Creativity in a Virtual Reality Education Environment.

Technical Creativity in a Virtual Reality Education Environment.

Author(s):

Publication title:

S.M.E. technical paper

Title of ser.:

SME Technical Paper : TP

Ser. no.:

2007

Pub. Year:

2007

No.:

TP07PUB092

Paper no.:

TP07PUB092

Pages:

10

Pub. info.:

Dearborn, Mich.: Society of Manufacturing Engineers

Language:

English

Call no.:

S42600

Type:

Technical Paper

Details

TDL ID:	ZA00052158
Series ID:	PA00000134

Similar Items:

1 Technical Paper A Virtual Reality Learning Environment for the Support of and Learning in Engineering Education. Page, T., Thorsteinsson, G., Lehtonen, M. Society of Manufacturing Engineers	7 Technical Paper Six-Sigma in Machining Process Development. Page, T., Thorsteinsson, G. Society of Manufacturing Engineers
2 Technical Paper Innovative Technology Education. Page, T., Thorsteinsson, G. Society of Manufacturing Engineers	8 Technical Paper Description Logic for Representation of Manufacturing Resources. Page, T., Thorsteinsson, G. Society of Manufacturing Engineers
3 Technical Paper Agent Based Simulations in Engineering Education. Page, T., Thorsteinsson, G. Society of Manufacturing Engineers	9 Technical Paper Design Specifications: Emphasis on Design for Assembly. Page, T., Thorsteinsson, G. Society of Manufacturing Engineers
4 Technical Paper Use of Instructional Resources and a Managed Learning Environment in Computer-Aided Engineering. Page, T., Thorsteinsson, G. Society of Manufacturing Engineers	10 Technical Paper DFA/DFM Tools for Successful Product Development. Page, T., Thorsteinsson, G. Society of Manufacturing Engineers
5 Technical Paper Network-Based Group Learning in Innovative Product Engineering. Page, T., Thorsteinsson, G., Lehtonen, M. Society of Manufacturing Engineers	11 Technical Paper Circuit Optimization Techniques in VLSI Design. Page, T., Thorsteinsson, G. Society of Manufacturing Engineers
6 Technical Paper VLSI Circuit Partitioning at System, Board & Chip Levels. Page, T., Thorsteinsson, G. Society of Manufacturing Engineers	12 Technical Paper CMOS Logic Construction in VLSI. Page, T., Thorsteinsson, G. Society of Manufacturing Engineers

1

2

3

4

5

6

7

8

9

10

11

12