Blank Cover Image

Contact CD variation check and contact/metal overlay check using a model based full chip verification software tool [5853-41]

Author(s):
Publication title:
Photomask and Next-Generation Lithography Mask Technology XII
Title of ser.:
Proceedings of SPIE - the International Society for Optical Engineering
Ser. no.:
5853
Pub. Year:
2005
Pt.:
2
Page(from):
589
Page(to):
598
Pages:
10
Pub. info.:
Bellingham, Wash.: SPIE - The International Society of Optical Engineering
ISSN:
0277786X
ISBN:
9780819458537 [0819458538]
Language:
English
Call no.:
P63600/5853
Type:
Conference Proceedings

Similar Items:

1 Conference Proceedings Model-based full-chip verification for 65nm lithography process development [5853-42]

Kim, J., Wang, L., Zhang, D., Tang, Z.

SPIE - The International Society of Optical Engineering
7 Conference Proceedings Accurate gate CD control through the full-chip area using the dual model in the model-based OPC

Hong, J.-S., Park, C.-H., Kim, D.-H., Choi, S.-H., Ban, Y.-C., Kim, Y.-H., Yoo, M.-H., Kong, J.-T.

SPIE - The International Society of Optical Engineering
2 Conference Proceedings Full-chip level MEEF analysis using model based lithography verification [5992-95]

Kim, J., Wang, L., Zhang, D., Tang, Z.

SPIE - The International Society of Optical Engineering
8 Conference Proceedings Model based SRAF insertion check with OPC verify tools [6283-73]

Hung, -Y. C., Deng, Z., Gao, G., Zhang, l., Liu, Q.

SPIE - The International Society of Optical Engineering
3 Conference Proceedings Resolution enhancement technique optimization using model-based full-chip verification methodology for subwavelength lithography

Kim, J., Fan, M., Wang, L., Tsuei, T., Tang, Z.

SPIE - The International Society of Optical Engineering
9 Conference Proceedings Full-chip manufacturing reliability check implementation for 90-nm and 65-nm nodes using CPL and DDL

Hsu, M., Laidig, T.L., Wampler, K.E., Hsu, S.D., Shi, X., Chen, J.F., Van Den Broeke, D.J., Hsieh, F.

SPIE - The International Society of Optical Engineering
4 Conference Proceedings Full-chip poly gate critical dimension control using model based lithography verification [5992-186]

Zhang, D. N., Kim, J., Tang, Z.

SPIE - The International Society of Optical Engineering
10 Conference Proceedings Post-OPC verification using a full-chip pattern-based simulation verification method [5992-100]

Yung, C. -Y., Wang, C. -H., Ma, C., Zhang, G.

SPIE - The International Society of Optical Engineering
5 Conference Proceedings Hotspot detection on post-OPC layout using full-chip simulation-based verification tool: a case study with aerial image simulation

Kim, J., Fan, M.

SPIE - The International Society of Optical Engineering
11 Conference Proceedings 65nm mask CD qualification on critical features through simulation based lithography verification [5853-132]

van Adrichem, P. J. M., Valadez, J., Ziger, D., Gerold, D.

SPIE - The International Society of Optical Engineering
6 Conference Proceedings Increasing post OPC layout verification coverage using a full-chip simulation based verification method

Hung, C.-Y., Wang, Y. D., Deng, Z. X., Gao, G. S., Fan, M. H.

SPIE - The International Society of Optical Engineering
12 Conference Proceedings Prediction of etch profile and CD variation due to dry etch using TRAVIT software tool [5853-08]

Babin, S., Bay, K., Okulovsky, S.

SPIE - The International Society of Optical Engineering
1
 
2
 
3
 
4
 
5
 
6
 
7
 
8
 
9
 
10
 
11
 
12