Electrically Induced Junction MOSFET For High Performance Sub-50nm CMOS Technology

Electrically Induced Junction MOSFET For High Performance Sub-50nm CMOS Technology

Author(s):

Publication title:

Silicon materials - processing characterization and reliability : symposium held April 1-5, 2002, San Francisco, California, U.S.A.

Title of ser.:

Materials Research Society symposium proceedings

Ser. no.:

716

Pub. Year:

2002

Page(from):

305

Page(to):

310

Pages:

6

Pub. info.:

Warrendale: Materials Research Society

ISSN:

02729172

ISBN:

9781558996526 [1558996524]

Language:

English

Call no.:

M23500/716

Type:

Conference Proceedings

Details

TDL ID:	ZA00014589
Series ID:	PA00000011
Conf. info. (Name):	Symposium on silicon materials - processing characterization and reliability
Conf. info. (Number):	2002
Conf. info. (Venue):	San Francisco, CA, USA
Conf. info. (Date):	2002.04.01-2002.04.05

Similar Items:

1 Conference Proceedings Performance Trade-offs by the use of High-K Gate Dielectrics in Sub 100 nm Channel Length MOSFETs Sharma,Sharad, Rao,V.Ramgopal SPIE - The International Society for Optical Engineering	7 Conference Proceedings Dynamic Threshold Voltage MOSFETs for Future Low Power Sub 1V CMOS Applications Suryagandh,Sushant S., Anand,B., Desai,M.P., Rao,V.Ramgopal SPIE - The International Society for Optical Engineering
2 Conference Proceedings Low Temperature Hot-Wire CVD Nitrides for Deep Sub-Micron CMOS Technologies Patil,Samadhan B., Vaidya,Sangeeta, Kumbhar,Alka, Dusane,R.O., Chandorkar,A.N., Rao,V.Ramgopal SPIE - The International Society for Optical Engineering	8 Conference Proceedings Shallow Junctions for Sub-100 nm CMOS Technology Meyssen, Veerle, Stolk, Peter, Zijl, Jeroen van, Berkum, Jurgen van, Wijgert, Willem van de, Lindsay, Richard, Dachs, … Materials Research Society
3 Conference Proceedings Channel Engineering for Sub-Micron CMOS Technologies Dixit, A., Pal, D.K., Roy, J.N., Ramgopal Rao, V. SPIE-The International Society for Optical Engineering	9 Conference Proceedings Optimization and Realization of Sub 100nm Channel Length Lateral Asymmetric Channel P-MOSFETS Hemkar,M., Vasi,J., Rao,V.Ramgopal, Cheng,B., Woo,J.C.S. SPIE - The International Society for Optical Engineering
4 Conference Proceedings Reliability Issues of Ultra Thin Silicon Nitride (a-SiN:H) by Hot Wire CVD for Deep Sub-Micron CMOS Technologies Waghmare, P.C., Patil, S.B., Kumbhar, A., Dusane, R.O., Rao, Ramgopal SPIE-The International Society for Optical Engineering	10 Conference Proceedings Alternative Gate Insulators for Deep Sub-Micron Channel Length MOSFETs Rao,V.Ramgopal, Eisele,I., Grabolla,T. SPIE-The International Society for Optical Engineering, Narosa
5 Conference Proceedings Improvement in Gate Dielectric Quality of Ultra Thin a: SiN:H MNS Capacitors by Hydrogen Etching of the Substrate Waghmare, Parag C., Patil, Samadhan B., Dusane, Rajiv O., Rao, V. Ramgopal Materials Research Society	11 Conference Proceedings Suppression Of Parasitic BJT Action In Single Pocket Thin Film Deep Sub-Micron Soi Mosfets Din, Najeeb-ud, Kumar, Aatish, Dunga, Mohan V., Rao, V. Ramgopal, Vasi, J. Materials Research Society
6 Conference Proceedings Optimization of Sub 100 nm T-Gate Si-MOSFETs for RF Applications Gupta, Mayank, Vidya, V., Ramgopal Rao, V., To, Kun H., Woo, Jason C.S. SPIE-The International Society for Optical Engineering	12 Conference Proceedings High Yield Polymer MEMS Process for CMOS/MEMS Integration Prasenjit Ray, V. Seena, Prakash R. Apte, Ramgopal Rao Materials Research Society

1

2

3

4

5

6

7

8

9

10

11

12