Blank Cover Image

Scaling considerations for MOSFET devices with 25-nm channel lengths

Author(s):
Saga,S.K.  
Publication title:
Challenges in process integration and device technology : 18-19 September 2000, Santa Clara, USA
Title of ser.:
Proceedings of SPIE - the International Society for Optical Engineering
Ser. no.:
4181
Pub. Year:
2000
Page(from):
210
Page(to):
219
Pages:
10
Pub. info.:
Bellingham, Wash., USA: SPIE-The International Society for Optical Engineering
ISSN:
0277786X
ISBN:
9780819438423 [0819438421]
Language:
English
Call no.:
P63600/4181
Type:
Conference Proceedings

Similar Items:

1 Conference Proceedings Drain profile engineering for MOSFET devices with channel lengths below 100 nm

Saha,S.K.

SPIE - The International Society for Optical Engineering
7 Conference Proceedings * PROCESS AND DEVICE CONSIDERATIONS FOR SMALL GRAIN POLYSILICON TRANSISTORS

Shichijo, H., Malhi, S.D.S., Sundaresan, R., Banerjee, S.K., Lam, H.W.

Materials Research Society
2 Conference Proceedings Integration considerations for 130-nm device patterning using ArF lithography

Okoroanyanwu,U., Levinson,H.J., Yang,C.-Y., Pangrle,S.K., Schefske,J.A., Kent,E.

SPIE - The International Society for Optical Engineering
8 Conference Proceedings Channel Doped SiC-MOSFETs

Ogino, S., Oikawa, T., Ueno, K.

Trans Tech Publications
3 Conference Proceedings Enhanced Short-Channel Effects of Sub-50 nm Gate Length MOSFETs with High-k Gate Insulator Films

Fujimura, R., Takeda, M., Sato, K., Ohmi, S.-I., Ishiwara, H., Iwai, H.

Electrochemical Society
9 Conference Proceedings Optimization of side gate length and side gate voltage for sub-100-nm double-gate MOSFET

Kim, J.-H., Kim, G.-H., Ko, S.-W., Jung, H.-K.

SPIE-The International Society for Optical Engineering
4 Conference Proceedings Computation of Effective Mobility in Buried Channel Heterostructure MOSFET

Kar, G.S., Maikap, S., Ray, S.K., Chakrabarti, N.B.

SPIE-The International Society for Optical Engineering
10 Conference Proceedings Highly Suppressed Threshold Voltage Roll-off Characteristics of the 4 nm-Thick SOI n- MOSFETs in the 40-135 nm Gate Length Regime

Suzuki, E, Ishii, K, Kanemaru, S, Maeda, T, Tautaumi, T, Nagai, K, Sekigawa, T, Hiroshima, H

Electrochemical Society
5 Conference Proceedings Optimization and Realization of Sub 100nm Channel Length Lateral Asymmetric Channel P-MOSFETS

Hemkar,M., Vasi,J., Rao,V.Ramgopal, Cheng,B., Woo,J.C.S.

SPIE - The International Society for Optical Engineering
11 Conference Proceedings Monte Carlo Simulation for Reliability Physics Modeling and Prediction of Scaled (100NM) Silicon MOSFET Devices

Hulfachor B. R., Ellis-Monaghan J. J., Kim W. K., Littlejohn A. M.

Kluwer Academic Publishers
6 Conference Proceedings Performance Evaluation of 15nm Gate Length Double-Gate n-MOSFETs with High Mobility Channels: III-V, Ge and Si

D. Kim, T. Krishnamohan, K. Saraswat

Electrochemical Society
12 Conference Proceedings Channel Width, Length and Thickness Effects in LOCOS-Isolated SOT MOSFETs

Pretet, I., Cristoloveanu, S., Alliben, F., Zaslavsky, A., Raynaud, C.

Electrochemical Society
1
 
2
 
3
 
4
 
5
 
6
 
7
 
8
 
9
 
10
 
11
 
12