Blank Cover Image

Comparison of partially and fully depleted SOI transistors down to the sub 50-nm-gate length regime

Author(s):
Dreeskornfeld, L.
Hartwich, J.
Landgraf, E.
Luyken, R.J.
Roesner, W.
Schulz, T.
Staedele, M.
Schmitt-Landsiedel, D.
Risch, L.
4 more
Publication title:
Silicon-on-insulator technology and devices XI : proceedings of the international symposium
Title of ser.:
Electrochemical Society Proceedings Series
Ser. no.:
2003-5
Pub. Year:
2003
Page(from):
361
Page(to):
366
Pages:
6
Pub. info.:
Pennington, N.J.: Electrochemical Society
ISSN:
01616374
ISBN:
9781566773751 [156677375X]
Language:
English
Call no.:
E23400/200305
Type:
Conference Proceedings

Similar Items:

1 Conference Proceedings Physically based simulation of fully depleted SOI MOS transistors at nanometer gate lengths

A. Burenkov, C. Kampen, J. Lorenz, H. Ryssel

Society of Photo-optical Instrumentation Engineers
7 Conference Proceedings Steady-state characterization of partially depleted SOI CMOS gates

Bracale, A., Dupont-Nivet, E., Pelloje, J.-L.

Electrochemical Society
2 Conference Proceedings Structure and Process Parameter Optimization for Sub-10nm Gate Length Fully Depleted N-Type SOI MOSFETs by TCAD Modeling and Simulation

Yawei Jin, Lei Ma, Chang Zeng, Krishnanshu Dandu, Doug William Barlage

Materials Research Society
8 Conference Proceedings Optical lithography in the sub-50-nm regime

Flagello, D.G., Arnold, B., Hansen, S., Dusa, M., Socha, R.J., Mulkens, J., Garreis, R.

SPIE - The International Society of Optical Engineering
3 Conference Proceedings Influence of the Drain Bias and Gate Length of Partially Depleted SOI MOSFETs on the ZTC Biasing Point

L.M. Camillo, J.A. Martino, E. Simoen, C. Claeys

Electrochemical Society
9 Conference Proceedings Comparison Between Harmonic Distortion in Circular Gate and Conventional SOI nMOSFET Using 0.13 µm Partially-Depleted SOI CMOS Technology

L.P. Dantas, S.P. Gimenez

Electrochemical Society
4 Conference Proceedings A. Comparison of C-V and I-V Characteristics of Partially and Fully Depleted Gate-Controlled Diodes

Gibki,J., Jakubowski,A., Jurezak,M., Tomaszewski,D.

Narosa Publishing House
10 Conference Proceedings Comparison between Bulk and Floating Body Partially Depleted SOI NMOSFETs for High Frequency Analog Applications Operating from 300 K down to 95 K

Pavanello, M. A., Martino, J. A., Simoen, E., Claeys, C.

Electrochemical Society
5 Conference Proceedings Organic Mask Removal Assessment for 32nm Fully Depleted SOI Technology with TiN-metal Gate on HfO2

L. Lachal, J. Chiaroni, E. Lajoinie, O. Louveau, F. Ritton

Electrochemical Society
11 Conference Proceedings Physical and electrical properties of fully-depleted SOI devices

Pelloie, J.L., Sun, Y.S.

Electrochemical Society
6 Conference Proceedings Impact of Halo Implantation on the Lifetime Assessment in Partially Depleted SOI Transistors

M. Galeti, J. A. Martino, E. R. Simoen, C. L. Claeys

Electrochemical Society
12 Conference Proceedings Silicon-On-Insulator (SOI) MOSFET Structure for Sub-50 nm Channel Regime

Omura, Y.

Electrochemical Society
1
 
2
 
3
 
4
 
5
 
6
 
7
 
8
 
9
 
10
 
11
 
12