Device analysis: a way to reduce patterning cost at mask and wafer level?
- Author(s):
- Balasinski, A. P. ( Cypress Semiconductor Corp. (USA) )
- Driessen, F. A. ( Takumi Technology (Netherlands) )
- Publication title:
- 24th Annual BACUS Symposium on Photomask Technology
- Title of ser.:
- Proceedings of SPIE - the International Society for Optical Engineering
- Ser. no.:
- 5567
- Pub. Year:
- 2004
- Page(from):
- 147
- Page(to):
- 154
- Pages:
- 8
- Pub. info.:
- Bellingham, Wash.: SPIE - The International Society of Optical Engineering
- ISSN:
- 0277786X
- ISBN:
- 9780819455130 [081945513X]
- Language:
- English
- Call no.:
- P63600/5567-1
- Type:
- Conference Proceedings
Similar Items:
SPIE - The International Society of Optical Engineering |
7
Conference Proceedings
Use of silicon-versus-layout verification (SiVL) in process control of wafer lithography and mask-making metrology
SPIE-The International Society for Optical Engineering |
2
Conference Proceedings
Mask cost tradeoffs for sub-100-nm technologies: stopping a runaway? (Invited Paper)
SPIE-The International Society for Optical Engineering |
8
Conference Proceedings
Mask complexity reduction, quality assurance, and yield improvement through reduced layout variability [6349-13]
SPIE - The International Society of Optical Engineering |
SPIE - The International Society of Optical Engineering |
SPIE - The International Society of Optical Engineering |
Society of Photo-optical Instrumentation Engineers |
Society of Photo-optical Instrumentation Engineers |
SPIE - The International Society of Optical Engineering |
11
Conference Proceedings
Complementary double-exposure technique (CODE): a way to print 80-nm gate level using a double-exposure binary mask approach
SPIE-The International Society for Optical Engineering |
SPIE - The International Society of Optical Engineering |
Society of Photo-optical Instrumentation Engineers |