Non-Slicing Floorplan Representation Used in Linear Programming Techniques in VLSI.

Non-Slicing Floorplan Representation Used in Linear Programming Techniques in VLSI.

Author(s):

Publication title:

S.M.E. technical paper

Title of ser.:

SME Technical Paper : TP

Ser. no.:

2006

Pub. Year:

2007

No.:

TP06PUB156

Paper no.:

TP06PUB156

Pages:

4

Pub. info.:

Dearborn, Mich.: Society of Manufacturing Engineers

Language:

English

Call no.:

S42600

Type:

Technical Paper

Details

TDL ID:	ZA00052157
Series ID:	PA00000134

Similar Items:

1 Technical Paper Global Routing Techniques in VLSI. Page, T., Thorsteinsson, G. Society of Manufacturing Engineers	7 Technical Paper Detailed Routing Considerations in VLSI. Page, T., Thorsteinsson, G. Society of Manufacturing Engineers
2 Technical Paper Circuit Optimization Techniques in VLSI Design. Page, T., Thorsteinsson, G. Society of Manufacturing Engineers	8 Technical Paper Parametric Modeling in 3D CAD Systems Using Constraint and Variational Based Techniques. Page, T., Thorsteinsson, G. Society of Manufacturing Engineers
3 Technical Paper The Representation of Time Factor Delays in High Speed IC Design Using VHDL. Page, T., Thorsteinsson, G. Society of Manufacturing Engineers	9 Technical Paper An Introduction of VLSI for Electronic product Design. Page, T., Thorsteinsson, G. Society of Manufacturing Engineers
4 Technical Paper Linear Programming Techniques for Floor Planning in VLSI. Page, T. Society of Manufacturing Engineers	10 Technical Paper Methodologies for Placement Floorplanning and Clustering in VLSI Design. Page, T., Thorsteinsson, G. Society of Manufacturing Engineers
5 Technical Paper CMOS Logic Construction in VLSI. Page, T., Thorsteinsson, G. Society of Manufacturing Engineers	11 Technical Paper Description Logic for Representation of Manufacturing Resources. Page, T., Thorsteinsson, G. Society of Manufacturing Engineers
6 Technical Paper Maze Routing Methods in VLSI. Page, T., Thorsteinsson, G. Society of Manufacturing Engineers	12 Technical Paper VLSI Circuit Partitioning at System, Board & Chip Levels. Page, T., Thorsteinsson, G. Society of Manufacturing Engineers

1

2

3

4

5

6

7

8

9

10

11

12