Recent Advances on a Wafer-Level Flip Chip Packaging Process.
Similar Items:
American Society of Mechanical Engineers |
7
Technical Paper
Solder joint reliability of wafer level chip scale packages (WLCSP): A time-temperature-dependent creep analysis
The American Society of Mechanical Engineers |
SPIE - The International Society for Optical Engineering, IMAPS |
8
Technical Paper
Contact Reliability of Innovative Compliant Interconnects for Next Generation Electronic Packaging.
American Society of Mechanical Engineers |
SPIE - The International Society for Optical Engineering |
9
Technical Paper
Effect of underfill on deformations of surface laminar circuit in flip chip package
The American Society of Mechanical Engineers |
4
Technical Paper
Flip chip reliability: Effects of underfill fillet and implications on wafer level processing
The American Society of Mechanical Engineers |
The American Society of Mechanical Engineers |
Society of Automotive Engineers |
SPIE - The International Society for Optical Engineering |
American Society of Mechanical Engineers |
12
Technical Paper
Three- Mask Fabrication and Optimized Design of First- Level Free- Standing Interconnect for Microelectronics Application.
American Society of Mechanical Engineers |