Blank Cover Image

Challenges and Issues in 65nm CMOS Logic Technology

Author(s):
W. Lee  
Publication title:
ULSI process integration 5
Title of ser.:
ECS transactions
Ser. no.:
11(6)
Pub. Year:
2007
Page(from):
357
Page(to):
369
Pages:
13
Pub. info.:
Pennington, N.J.: Electrochemical Society
ISSN:
19385862
ISBN:
9781566775724 [1566775728]
Language:
English
Call no.:
E23400/11-6
Type:
Conference Proceedings

Similar Items:

1 Conference Proceedings Assessing technology options for 65-nm logic circuits

Pramanik, D., Cote, M.L., Beaudette, K., Axelrad, V.

SPIE-The International Society for Optical Engineering
7 Conference Proceedings Mask challenges and capability development for the 65-nm device technology node: the first status report

Kim, W.D., Aquino, C.M., Eickhoff, M.D., Lim, P., Fukuhara, N., Jessen, S.W., Kikuchi, Y., Tanzawa, J.

SPIE - The International Society of Optical Engineering
2 Conference Proceedings Product Level Reliability Challenges for 65 nm Technologies

H. Puchner, T. Nigam, K. Manjularani

Electrochemical Society
8 Conference Proceedings Challenges of image placement and overlay at the 90-nm and 65-nm nodes

Trybula, W.J.

SPIE-The International Society for Optical Engineering
3 Conference Proceedings Alt-phase shift mask technology for 65nm logic applications [6154-22]

Chakravorty, K. K., Henrichs, S., Qiu, W., Chavez, J. L., Liu, Y.-P., Ghadiali, F., Yung, K., Wilcox, N., Silva, M., Ma, …

SPIE - The International Society of Optical Engineering
9 Conference Proceedings A 65 nm CMOS Technology Featuring Hybrid-ULK/Copper Interconnects

Nakai, S., Fukuyama, S., Misawa, N., Miyajima, M., Sugii, T., Watanabe, K.

Electrochemical Society
4 Conference Proceedings 13 The role of fluorine with Ge pre-amorphization in forming pMOS junctions for the 65-nm CMOS technology node

Pawlak, B.J, Lindsay, R., Surdeanu, R., Pages, X., Vandervorsi, W., Jeugd, K. v. d.

Electrochemical Society
10 Conference Proceedings The application of SMASH alignment system for 65-55-nm logic devices

M. Miyasaka, H. Saito, T. Tamura, T. Uchiyama, P. Hinnen, H. Lee, M. van Kemenade, M. Shahrjerdy, R. van Leeuwen

SPIE - The International Society of Optical Engineering
5 Conference Proceedings Challenge for effective OCV control in 90-nm logic gate using ArF lithography

Kang, H.-J., Lee, S.-W., Lee, D.-Y., Yeo, G.-S., Lee, J.-H., Cho, H.-K., Han, W.-S., Moon, J.-T.

SPIE-The International Society for Optical Engineering
11 Conference Proceedings Post Cu-CMP Engineering Challenges for the 65 nm Technology Nodes and Beyond

S. Petitdidier, M. Mellier, D. Guiheux, M. Juhel

Electrochemical Society
6 Conference Proceedings Challenges in Nickel Platinum Silicide Wet Etching for Sub-65nm Device Technology

F. Goh, V.K.T. Sih, W. Tan, Z. Ismail

Electrochemical Society
12 Conference Proceedings Mobility Enhancement by Strained Nitride Liners for 65nm CMOS Logic Design Features

Claude Ortolland, Pierre Morin, Franck Arnaud, Stephane Orain, Chandra Reddy, Catherine Chaton, Peter Stolk

Materials Research Society
1
 
2
 
3
 
4
 
5
 
6
 
7
 
8
 
9
 
10
 
11
 
12