Performance Boost Using a New Device Structure Design for SOI MOSFETs Beyond 25nm Node
- Author(s):
- Publication title:
- ULSI process integration 5
- Title of ser.:
- ECS transactions
- Ser. no.:
- 11(6)
- Pub. Year:
- 2007
- Page(from):
- 349
- Page(to):
- 355
- Pages:
- 7
- Pub. info.:
- Pennington, N.J.: Electrochemical Society
- ISSN:
- 19385862
- ISBN:
- 9781566775724 [1566775728]
- Language:
- English
- Call no.:
- E23400/11-6
- Type:
- Conference Proceedings
Similar Items:
1
Conference Proceedings
Impact of Improved Mobilities and Suppressed 1/f Noise in Fully Depleted SOI MOSFETs Fabricated on Si(110) Surface
Electrochemical Society |
7
Conference Proceedings
STRAINED-SOI (SSOI) AND MOBILITY ENHANCEMENT TECHNOLOGIES FOR HIGH PERFORMANCE MOSFETS IN 45NM-NODE AND BELOW
Electrochemical Society |
2
Conference Proceedings
Hot Carrier Instability Mechanism in Accumulation-Mode Normally-off SOI nMOSFETs and Their Reliability Advantage
Electrochemical Society |
SPIE - The International Society of Optical Engineering |
3
Conference Proceedings
31 New Materials, Processes and Device Structures for 65nm CMOS Technology Node and Beyond
Electrochemical Society |
SPIE - The International Society of Optical Engineering |
Electrochemical Society |
SPIE - The International Society of Optical Engineering |
Electrochemical Society |
Electrochemical Society |
SPIE - The International Society of Optical Engineering |
12
Conference Proceedings
Dipole decomposition mask design for full-chip implementation at 100-nm technology node and beyond
SPIE-The International Society for Optical Engineering |