Post Cu-CMP Engineering Challenges for the 65 nm Technology Nodes and Beyond
- Author(s):
- Publication title:
- Cleaning and surface conditioning technology in semiconductor device manufacturing 10
- Title of ser.:
- ECS transactions
- Ser. no.:
- 11(2)
- Pub. Year:
- 2007
- Page(from):
- 431
- Page(to):
- 440
- Pages:
- 10
- Pub. info.:
- Pennington, N.J.: Electrochemical Society
- ISSN:
- 19385862
- ISBN:
- 9781566775687 [156677568X]
- Language:
- English
- Call no.:
- E23400/11-2
- Type:
- Conference Proceedings
Similar Items:
1
Conference Proceedings
Elimination of Post Cu-CMP Watermark by Optimizing Post CMP Clean to Control Cu Dissolution
Electrochemical Society |
7
Conference Proceedings
Advanced reticle inspection challenges and solutions for 65nm node [5992-12]
SPIE - The International Society of Optical Engineering |
2
Conference Proceedings
Double dipole lithography for 65-nm node and beyond: a technology readiness review
SPIE - The International Society of Optical Engineering |
SPIE - The International Society of Optical Engineering |
SPIE - The International Society of Optical Engineering |
9
Conference Proceedings
Mask challenges and capability development for the 65-nm device technology node: the first status report
SPIE - The International Society of Optical Engineering |
Electrochemical Society |
Electrochemical Society |
5
Conference Proceedings
Challenges in FEOL Logic Device Integration for 32 nm Technology Node and Beyond
Electrochemical Society |
SPIE - The International Society of Optical Engineering |
6
Conference Proceedings
31 New Materials, Processes and Device Structures for 65nm CMOS Technology Node and Beyond
Electrochemical Society |
Society of Photo-optical Instrumentation Engineers |