Integrating Selective Epitaxy in Advanced Logic & Memory Devices

Integrating Selective Epitaxy in Advanced Logic & Memory Devices

Author(s):

Publication title:

SiGe, Ge, and Related Compounds 3: Materials, Processing, and Devices

Title of ser.:

ECS transactions

Ser. no.:

16(10)

Pub. Year:

2008

Page(from):

415

Page(to):

425

Pages:

11

Pub. info.:

Pennington, NJ: Electrochemical Society

ISSN:

19385862

ISBN:

9781566776561 [1566776562]

Language:

English

Call no.:

E23400/16-10

Type:

Conference Proceedings

Details

TDL ID:	ZA00047173
Series ID:	PA00000034
Conf. info. (Name):	SiGe, Ge, and Related Compounds: Materials, Processing, and Devices Symposium ; PRiME Joint International Conference
Conf. info. (Number):	3rd ; 2008
Conf. info. (Venue):	Honolulu, Hawaii, USA
Conf. info. (Date):	2008.10.12-2008.10.17
Note for article:	3rd SiGe, Ge, and Related Compounds: Materials, Processing, and Devices Symposium which is part of the PRiME 2008 Joint International Conference held in Honolulu, Hawaii from October 12-17, 2008

Similar Items:

1 Conference Proceedings Selective Si:C Epitaxy in Recessed Areas and Characterization of the Material Properties Y. Kim, Z. Ye, A. Lam, A. Zojaji, Y. Cho, S. Kuppurao Electrochemical Society	7 Conference Proceedings The Advantage of Molecular-Beam Epitaxy for Device Applications Cho, A. Y. American Chemical Society
2 Conference Proceedings Heavily Phosphorus Doped Silicon Junctions for nMOS Applications S. Chopra, Z. Ye, A. Zojaji, Y. Kim, S. Kuppurao Electrochemical Society	8 Conference Proceedings Atomic Layer Deposition of Al2O3/NiO/Al2O3 Laminate Structures for Nonvolatile Memory Device Applications W. Cho, S. Lee, T. Chung, Y. Lee, C. Kim Electrochemical Society
3 Conference Proceedings Low Temperature Selective Si and Si-Based Alloy Epitaxy For Advanced Transistor Applications Yihwan Kim, Ali Zojaji, Zhiyuan Ye, Andrew Lam, Nicholas Dalida, Errol Sanchez, Satheesh Kuppurao Materials Research Society	9 Conference Proceedings Evaluation of inverse lithography technology for 55nm-node memory device B. Cho, S. Ko, J. Choi, C.-K. Kim, H. Yang Society of Photo-optical Instrumentation Engineers
4 Conference Proceedings Way for LEEPL technology to succeed in memory device application Kim, I.-S., Woo, S.-G., Cho, H.-K., Han, W.-S., Moon, J.-T. SPIE - The International Society of Optical Engineering	10 Conference Proceedings Negative chemically amplified resist in making mask for a logic device with high pattern density Nam, K.-H., Cho, H.-J., Jeong, S.-H., Ahn, C.-N., Kim, H.-S. SPIE-The International Society for Optical Engineering
5 Conference Proceedings Application of Selective Si:C Epitaxy For Recessed Source/Drain Technology Y. Kim, Z. Ye, A. Zojaji, A. Lam, E. Sanchez Electrochemical Society	11 Conference Proceedings Extension of Cr-less PSM to sub 90-nm-node DRAM and logic device Lee, J.-H., Kim, H.-D., Chung, D.-H., Woo, S.-G., Cho, H.-K., Han, W.-S. SPIE-The International Society for Optical Engineering
6 Conference Proceedings New PEC optimization for the mask fabrication of sub-50nm memory device S. Lee, D. Ryu, J. Park, D. Nam, H. Kim, B. Kim, S. Woo, H. Cho SPIE - The International Society of Optical Engineering	12 Conference Proceedings Most feasible curing process for ArF resists in device integration aspect Kim, H.-W., Kang, Y., Lee, J.-H., Chae, Y.-S., Woo, S.-G., Cho, H.-K., Han, W.-S. SPIE-The International Society for Optical Engineering

1

2

3

4

5

6

7

8

9

10

11

12