Blank Cover Image

Application of Double Gate Graded-Channel SOI in MOSFET-C Balanced Structures

Author(s):
Publication title:
Silicon-on-insulator technology and devices 13
Title of ser.:
ECS transactions
Ser. no.:
6(4)
Pub. Year:
2007
Page(from):
217
Page(to):
224
Pages:
8
Pub. info.:
Pennington, N.J.: Electrochemical Society
ISSN:
19385862
ISBN:
9781566775533 [1566775531]
Language:
English
Call no.:
E23400/6-4
Type:
Conference Proceedings

Similar Items:

1 Conference Proceedings Linearity Analysis in Double Gate Graded-Channel Soi Devices Applied to 2-Mos Mosfet-C Balanced Structures

R.T. Doria, A. Cerdeira, J.-P. Raskin, D. Flandre, M.A. Pavanello

Electrochemical Society
7 Conference Proceedings Channel Length Reduction Influence on Harmonic Distortion of Graded-Channel Gate-All-Around Devices

Rodrigo Doria, Marcelo Pavanello, Antonio Cerdeira, Jean-Pierre Raskin, Denis Flandre

Electrochemical Society
2 Conference Proceedings Analysis of Harmonic Distortion in Graded-Channel SOI MOSFETs at High Temperatures

Pavanello, M. A., Cerdeira, A., Martino, J. A., Aleman, M. A., Flandre, D.

Electrochemical Society
8 Conference Proceedings Impact of Graded-Channel SOI MOSFET Application on the Performance of Cascode and Wilson Current Mirrors

A. A. Santos, D. Flandre, M. A. Pavanello

Electrochemical Society
3 Conference Proceedings Implementation of Tunable Resistors Using Graded-Channel SOI MOSFETs Operating in Cryogenic Environments

Pavanello, M. A., Cerdeira, A., Martino, J. A., Alernan, M. A., Flandre, D.

Electrochemical Society
9 Conference Proceedings Analysis of Matching in Graded-Channel SOI MOSFETs

M. de Souza, D. Flandre, M. A. Pavanello

Electrochemical Society
4 Conference Proceedings Impact of the graded-channel architecture on double gate transistors for high-performance analog applications

Pavanello, M.A., Martino, J.A., Chung, T.M., Kranti, A., Raskin, J.-P., Flandre, D.

Electrochemical Society
10 Conference Proceedings A Fully Analytical Continuous Model for Graded-Channel SOI MOSFET for Analog Applications

Souza, M., Pavanello, M. A., Iniguez, B., Flandre, D.

Electrochemical Society
5 Conference Proceedings Operation of Double Gate Graded-Channel Transistors at Low Temperatures

M. A. Pavanello, J. A. Martino, T. M. Chung, A. Kranti, J.-P. Raskin, D. Flandre

Electrochemical Society
11 Conference Proceedings The Length-Dependence of the 1/f Noise of Graded-Channel SOI nMOSFETs

E. Simoen, C. Claeys, T. M. Chung, D. Flandre, J. Raskin

Electrochemical Society
6 Conference Proceedings Behavior of Graded Channel SOI Gate-All-Around NMOSFET Devices at High Temperatures

dos Santos, C. D. G., Pavanello, M. A., Martino, J. A., Flandre, D., Raskin, J.-P.

Electrochemical Society
12 Conference Proceedings Investigation of charge control related performances In double-gate SOI MOSFETs

Kiichytska, V., Chung, T.M., van Meer, H., de Meyer, K., Raskin, J.P., Flandre, D.

Electrochemical Society
1
 
2
 
3
 
4
 
5
 
6
 
7
 
8
 
9
 
10
 
11
 
12