Improved Charge Sheet Model for PD SOI Sub-Micron MOSFETs

Improved Charge Sheet Model for PD SOI Sub-Micron MOSFETs

Author(s):

Publication title:

Microelectronics Technology and Devices : SBMICRO 2007

Title of ser.:

ECS transactions

Ser. no.:

9(1)

Pub. Year:

2007

Page(from):

451

Page(to):

460

Pages:

10

Pub. info.:

Pennington, N.J.: Electrochemical Society

ISSN:

19385862

ISBN:

9781566775656 [1566775655]

Language:

English

Call no.:

E23400/9-1

Type:

Conference Proceedings

Details

TDL ID:	ZA00047130
Series ID:	PA00000034
Conf. info. (Name):	International Symposium on Microelectronics Technology and Devices : SBMicro
Conf. info. (Number):	22nd : 2007
Conf. info. (Venue):	Rio deJaneiro, Brazil
Conf. info. (Date):	2007.09.03-2007.09.06

Similar Items:

1 Conference Proceedings Analysis of Harmonic Distortion in Graded-Channel SOI MOSFETs at High Temperatures Pavanello, M. A., Cerdeira, A., Martino, J. A., Aleman, M. A., Flandre, D. Electrochemical Society	7 Conference Proceedings A Physically-Based Continuous Model for Graded-Channel SOI MOSFET Pavanello, M.A., Ifiiguez, B., Martino, J.A., Flandre, D. Electrochemical Society
2 Conference Proceedings Application of Double Gate Graded-Channel SOI in MOSFET-C Balanced Structures R. T. Doria, M. A. Pavanello, A. Cerdeira, J. Raskin, D. Flandre Electrochemical Society	8 Conference Proceedings MOSFETs Scaling down: advantages and disadvantages for high temperature applications Kilchytska, V., Vancaillie, L., de Meyer, K., Flandre, D. Kluwer Academic Publishers
3 Conference Proceedings Implementation of Tunable Resistors Using Graded-Channel SOI MOSFETs Operating in Cryogenic Environments Pavanello, M. A., Cerdeira, A., Martino, J. A., Alernan, M. A., Flandre, D. Electrochemical Society	9 Conference Proceedings Characterization of carrier generation in thin-film SOI devices by reverse gated-diode technique and its application at high temperatures Rudenko, T.E., Kilchytska, V.I., Flandre, D. Kluwer Academic Publishers
4 Conference Proceedings Linearity Analysis in Double Gate Graded-Channel Soi Devices Applied to 2-Mos Mosfet-C Balanced Structures R.T. Doria, A. Cerdeira, J.-P. Raskin, D. Flandre, M.A. Pavanello Electrochemical Society	10 Conference Proceedings Low temperature and channel engineering influence on harmonic distortion of SOI NMOSFETs for analog applications Pavanello, M.A., Cerdeira, A., Aleman, M.A., Martino, J.A., Vancaillie, L., Flandre, D. Electrochemical Society
5 Conference Proceedings Investigation of charge control related performances In double-gate SOI MOSFETs Kiichytska, V., Chung, T.M., van Meer, H., de Meyer, K., Raskin, J.P., Flandre, D. Electrochemical Society	11 Conference Proceedings A Fully Analytical Continuous Model for Graded-Channel SOI MOSFET for Analog Applications Souza, M., Pavanello, M. A., Iniguez, B., Flandre, D. Electrochemical Society
6 Conference Proceedings Nature of high-temperature charge instability of fully depleted SOI MOSFETs Nazarov, A.N., Lysenko, V.S., Colinge, J.P., Flandre, D. Electrochemical Society	12 Conference Proceedings Improved Compact Model for Symmetric Doped Double-Gate MOSFETs A. Cerdeira, B. Iniguez, M. Estrada Electrochemical Society

1

2

3

4

5

6

7

8

9

10

11

12