Impact of line-width roughness on Intel's 65-nm process devices

Impact of line-width roughness on Intel's 65-nm process devices

Author(s):

M. Chandhok ( Intel Corp. (USA) )
S. Datta ( Intel Corp. (USA) )
D. Lionberger ( Intel Corp. (USA) )
S. Vesecky ( Intel Corp. (USA) )

Publication title:

Advances in resist materials and processing technology XXIV

Title of ser.:

Proceedings of SPIE - the International Society for Optical Engineering

Ser. no.:

6519

Pub. Year:

2007

Pub. info.:

Bellingham, Wash.: SPIE - The International Society of Optical Engineering

ISSN:

0277786X

ISBN:

9780819466389 [0819466387]

Language:

English

Call no.:

P63600/6519

Type:

Conference Proceedings

Details

TDL ID:	ZA00046826
Series ID:	PA00000029
Conf. info. (Name):	SPIE Advanced Lithography : Advances in Resist Materials and Processing Technology
Conf. info. (Number):	2007 : 24th
Conf. info. (Venue):	San Jose, CA, USA
Conf. info. (Date):	2007.02.26-2007.02.28

Similar Items:

1 Conference Proceedings Effects of processing parameters on line-width roughness Rice, B.J., Cao, H.B., Chandhok, M., Meagley, R.P. SPIE-The International Society for Optical Engineering	7 Conference Proceedings Process, design and optical proximity correction requirements for the 65nm device generation Lucas, K., Montgomery, P., Litt, L.C., Conley, W., Postnikov, S.V., Wu, W., Yuan, C.-M., Olivares, M., Strozewski, K., … SPIE-The International Society for Optical Engineering
2 Conference Proceedings Sources of line-width roughness for EUV resists Cao, H.B., Yueh, W., Rice, B.J., Roberts, J., Bacuita, T., Chandhok, M. SPIE - The International Society of Optical Engineering	8 Conference Proceedings Formulated surface conditioners in 50 nm immersion lithography: simultaneously reducing pattern collapse and line-width roughness M. Sugiyama, M. Sanada, S. Wang, P. Wong, S. Sinkwitz, M. Jaramillo, Jr., G. Parris SPIE - The International Society of Optical Engineering
3 Conference Proceedings Impact of line width roughness on device performance [6152-32] Lorusso, G. F., Leunissen, L. H. A., Gustin, C., Mercha, A., Jurczak, M., Marchman, H. M., Azordegan, A. SPIE - The International Society of Optical Engineering	9 Conference Proceedings Intel benchmarking and process integration of 157-nm resists Powers, J.M., Roberts, J.M., Zimmerman, P.A., Meagley, R.P., Putna, E.S., Shah, U. SPIE-The International Society for Optical Engineering
4 Conference Proceedings Effect of line-edge roughness (LER) and line-width roughness (LWR) on sub-100-nm device performance Lee, J.-Y., Shin, J., Kim, H.-W., Woo, S.-G., Cho, H.-K., Han, W.-S., Moon, J.-T. SPIE - The International Society of Optical Engineering	10 Conference Proceedings Gate line-edge roughness effects in 50-nm bulk MOSFET devices Xiong, S., Bokor, J., Xiang, Q., Fisher, P., Dudley, I.M., Rao, P. SPIE-The International Society for Optical Engineering
5 Conference Proceedings Pattern collapse and line width roughness reduction by surface conditioner solutions for 248-nm lithography Padmanaban, M., Renfkiewicz, D., Lee, S., Hong, C., Lee, D., Rahman, D., Sakamuri, R., Dammel, R. R. SPIE - The International Society of Optical Engineering	11 Conference Proceedings 31 New Materials, Processes and Device Structures for 65nm CMOS Technology Node and Beyond Nguyen, B.-Y., Them, A., Zhang, D., White, T., Sadaka, M., Triyoso, D., Schaeffer, J., Goolsby, B., Dhandapani, V., … Electrochemical Society
6 Conference Proceedings Process, design, and optical proximity correction requirements for the 65-nm device generation Lucas, K., Montgomery, P., Litt, L.C., Conley, W., Postnikov, S.V., Wu, W., Yuan, C.-M., Olivares, M., Strozewski, K., … SPIE-The International Society for Optical Engineering	12 Conference Proceedings Rinse additives for line-edge roughness control in 193-nm lithography Goldfarb, D.L., Burns, S.D., Burns, R.L., Brodsky, C.J., Lawson, M.C., Angelopoulos, M. SPIE - The International Society of Optical Engineering

1

2

3

4

5

6

7

8

9

10

11

12