Blank Cover Image

Model-based full-chip verification for 65nm lithography process development [5853-42]

Author(s):
Publication title:
Photomask and Next-Generation Lithography Mask Technology XII
Title of ser.:
Proceedings of SPIE - the International Society for Optical Engineering
Ser. no.:
5853
Pub. Year:
2005
Pt.:
2
Page(from):
599
Page(to):
606
Pages:
8
Pub. info.:
Bellingham, Wash.: SPIE - The International Society of Optical Engineering
ISSN:
0277786X
ISBN:
9780819458537 [0819458538]
Language:
English
Call no.:
P63600/5853
Type:
Conference Proceedings

Similar Items:

1 Conference Proceedings Full-chip level MEEF analysis using model based lithography verification [5992-95]

Kim, J., Wang, L., Zhang, D., Tang, Z.

SPIE - The International Society of Optical Engineering
7 Conference Proceedings Optimization for full-chip process of 130-nm technology with 248-nm DUV lithography

Ham,Y.-M., Kim,S.-K., Kim,S.-J., Hur,C., Kim,Y.-S., Baik,K.-H., Kim,B.-H., Ahn,D.-J.

SPIE - The International Society for Optical Engineering
2 Conference Proceedings Contact CD variation check and contact/metal overlay check using a model based full chip verification software tool [5853-41]

Wang, L., Kim, J., Zhang, D., Tang, Z., Fan, M.

SPIE - The International Society of Optical Engineering
8 Conference Proceedings Printing 95-nm DRAM full chip patterns in KrF lithography

Kim, S.-K., Kim, J.-S., Yoo, T.-J., Kong, K.-K., Yun, H.-S., Kim, Y.-D., Kim, H.-R., Kim, Y.-S., Kim, H.S.

SPIE-The International Society for Optical Engineering
3 Conference Proceedings Full-chip poly gate critical dimension control using model based lithography verification [5992-186]

Zhang, D. N., Kim, J., Tang, Z.

SPIE - The International Society of Optical Engineering
9 Conference Proceedings First 65-nm tape-out using inverse lithography technology (ILT) [5992-67]

Hung, C. -Y., Zhang, B., Tang, D., Guo, E., Pang, L., Liu, Y., Moore, A., Wang, K.

SPIE - The International Society of Optical Engineering
4 Conference Proceedings Resolution enhancement technique optimization using model-based full-chip verification methodology for subwavelength lithography

Kim, J., Fan, M., Wang, L., Tsuei, T., Tang, Z.

SPIE - The International Society of Optical Engineering
10 Conference Proceedings Chip level lithography verification system with artificial neural networks [5853-98]

Shin, J., Choi, J., Jung, D., Lee, J., Yoo, M., Kong, J.

SPIE - The International Society of Optical Engineering
5 Conference Proceedings 65nm mask CD qualification on critical features through simulation based lithography verification [5853-132]

van Adrichem, P. J. M., Valadez, J., Ziger, D., Gerold, D.

SPIE - The International Society of Optical Engineering
11 Conference Proceedings Lithography process related OPC development and verification demonstration on a sub-9Onm poly layer [5853-52]

Hung, C.-Y., Liu, Q., Zhang, L., Shang, S., Jost, A.

SPIE - The International Society of Optical Engineering
6 Conference Proceedings 65-nm full-chip implementation using double dipole lithography

Hsu, S.D., Chen, J.F., Cororan, N., Knose, W.T., Broeke, D.J.V.D., Laidig, T.L., Wampler, K.E., Shi, X., Hsu, C.M., …

SPIE-The International Society for Optical Engineering
12 Conference Proceedings Model-based scattering bars implementation for 65nm and 45nm nodes using IML technology [5853-50]

Hsu, M., Van Den Broeke, D., Laidig, T., Wampler, K. E., Hollerbach, U., Socha, R., Chen, J. F., Hsu, S., Shi, X.

SPIE - The International Society of Optical Engineering
1
 
2
 
3
 
4
 
5
 
6
 
7
 
8
 
9
 
10
 
11
 
12