Blank Cover Image

Full-chip level MEEF analysis using model based lithography verification [5992-95]

Author(s):
Publication title:
25th Annual BACUS Symposium on Photomask Technology
Title of ser.:
Proceedings of SPIE - the International Society for Optical Engineering
Ser. no.:
5992
Pub. Year:
2005
Pt.:
2
Page(from):
59922U
Pub. info.:
Bellingham, Wash.: SPIE - The International Society of Optical Engineering
ISSN:
0277786X
ISBN:
9780819460141 [0819460141]
Language:
English
Call no.:
P63600/5992
Type:
Conference Proceedings

Similar Items:

1 Conference Proceedings Full-chip poly gate critical dimension control using model based lithography verification [5992-186]

Zhang, D. N., Kim, J., Tang, Z.

SPIE - The International Society of Optical Engineering
7 Conference Proceedings First 65-nm tape-out using inverse lithography technology (ILT) [5992-67]

Hung, C. -Y., Zhang, B., Tang, D., Guo, E., Pang, L., Liu, Y., Moore, A., Wang, K.

SPIE - The International Society of Optical Engineering
2 Conference Proceedings Model-based full-chip verification for 65nm lithography process development [5853-42]

Kim, J., Wang, L., Zhang, D., Tang, Z.

SPIE - The International Society of Optical Engineering
8 Conference Proceedings Model-based lithography verification using the new manufacturing sensitivity model [6349-183]

Zhang, D., Melvin, L.

SPIE - The International Society of Optical Engineering
3 Conference Proceedings Contact CD variation check and contact/metal overlay check using a model based full chip verification software tool [5853-41]

Wang, L., Kim, J., Zhang, D., Tang, Z., Fan, M.

SPIE - The International Society of Optical Engineering
9 Conference Proceedings Prediction of MEEF using a simple model and MEEF enhancement parameters

Chung,D.-H., Yang,S.-H., Kim,H.-D., Shin,I.-G., Kim,Y.-H., Choi,S.-W., Han,W.-S., Sohn,J.-M.

SPIE-The International Society for Optical Engineering
4 Conference Proceedings Resolution enhancement technique optimization using model-based full-chip verification methodology for subwavelength lithography

Kim, J., Fan, M., Wang, L., Tsuei, T., Tang, Z.

SPIE - The International Society of Optical Engineering
10 Conference Proceedings Systematlc approach to correct critical patterns Induced by the lithography process at the full-chip level

Park,C.-H., Kim,Y.-H., Park,J.-S., Kim,K.-D., Yoo,M.-H., Kong,J.-T.

SPIE - The International Society for Optical Engineering
5 Conference Proceedings Post-OPC verification using a full-chip pattern-based simulation verification method [5992-100]

Yung, C. -Y., Wang, C. -H., Ma, C., Zhang, G.

SPIE - The International Society of Optical Engineering
11 Conference Proceedings Increasing post OPC layout verification coverage using a full-chip simulation based verification method

Hung, C.-Y., Wang, Y. D., Deng, Z. X., Gao, G. S., Fan, M. H.

SPIE - The International Society of Optical Engineering
6 Conference Proceedings Printing 95-nm DRAM full chip patterns in KrF lithography

Kim, S.-K., Kim, J.-S., Yoo, T.-J., Kong, K.-K., Yun, H.-S., Kim, Y.-D., Kim, H.-R., Kim, Y.-S., Kim, H.S.

SPIE-The International Society for Optical Engineering
12 Conference Proceedings Full-chip application for SRAM gate at 100-nm node and beyond using chromeless phase lithography

Park, J.-S., Kim, S.-H., Shin, I.-K., Choi, S.-W., Sohn, J.-M., Lee, J.-H., Shin, H.-S., Laidig, T.L., Van den Broeke, …

SPIE - The International Society of Optical Engineering
1
 
2
 
3
 
4
 
5
 
6
 
7
 
8
 
9
 
10
 
11
 
12