Through-process window resist modelling strategies for the 65 nm node [5992-46]
- Author(s):
Borjon, A. ( Philips Semiconductors (France), Freescale Semiconductor (France), LETI-CEA (France), STMicroelectronics (France), and LTM-CNRS (France) ) Belledent, J. ( Philips Semiconductors (France) ) Troullier, Y. ( LETI-CEA (France) ) Patterson, K. Lucas, K. ( Freescale Semiconducto (France) ) Couderc, C. ( Philips Semiconductors (France) ) Sundermann, F. Urbani, J. -C. Baron, S. ( STMicoelectronics (France) ) Rody, Y. ( Philips Semiconductors (France) ) Gardin, C. ( Freescale Semiconducto (France) ) Foussadier, F. ( STMicoelectronics (France) ) Schiavone, P. ( LTM-CNRS (France) ) - Publication title:
- 25th Annual BACUS Symposium on Photomask Technology
- Title of ser.:
- Proceedings of SPIE - the International Society for Optical Engineering
- Ser. no.:
- 5992
- Pub. Year:
- 2005
- Pt.:
- 1
- Page(from):
- 599219
- Pub. info.:
- Bellingham, Wash.: SPIE - The International Society of Optical Engineering
- ISSN:
- 0277786X
- ISBN:
- 9780819460141 [0819460141]
- Language:
- English
- Call no.:
- P63600/5992
- Type:
- Conference Proceedings
Similar Items:
1
Conference Proceedings
Process window OPC verification: dry versus immersion lithography for the 65 nm node [6154-169]
SPIE - The International Society of Optical Engineering |
7
Conference Proceedings
Modeling of electromagnetic effects from mask topography at full-chip scale
SPIE - The International Society of Optical Engineering |
SPIE - The International Society of Optical Engineering |
8
Conference Proceedings
High accuracy 65nm OPC verification: full process window model vs. critical failure ORC
SPIE - The International Society of Optical Engineering |
3
Conference Proceedings
Improving model-based OPC performance for the 65-nm node through calibration set optimization
SPIE - The International Society of Optical Engineering |
9
Conference Proceedings
Sensitivity of a variable threshold model toward process and modeling parameters [6349-44]
SPIE - The International Society of Optical Engineering |
4
Conference Proceedings
65nm OPC and design optimization by using simple electrical transistor simulation
SPIE - The International Society of Optical Engineering |
SPIE - The International Society of Optical Engineering |
5
Conference Proceedings
Dual layer patterning failures in complex RET processes using ORC tools and pre- or post-optical proximity correction strategy [5853-100]
SPIE - The International Society of Optical Engineering |
SPIE - The International Society of Optical Engineering |
6
Conference Proceedings
OPC structures for maskshops qualification for the CMOS65nm and CMOS45nm nodes
SPIE - The International Society of Optical Engineering |
SPIE - The International Society of Optical Engineering |