Blank Cover Image

8 Characterization of Ultra-Shallow Implanted P+ Layer on P-Type Silicon Substrates after Flash Anneal and Conventional Rapid Thermal Anneal

Author(s):
Publication title:
Advanced gate stack, source/drain and channel engineering for Si-based CMOS, new materials, processes, and equipment : proceedings of the international symposium
Title of ser.:
Electrochemical Society Proceedings Series
Ser. no.:
2005-05
Pub. Year:
2005
Page(from):
68
Page(to):
75
Pages:
8
Pub. info.:
Pennington, NJ: Electrochemical Society
ISSN:
01616374
ISBN:
9781566774635 [1566774632]
Language:
English
Call no.:
E23400/200505
Type:
Conference Proceedings

Similar Items:

Yoshimoto, M., Nishigaki, H., Harima, H., Kang, K., Yoo, W. S.

Electrochemical Society

L:iu, S. G., Narayan, S. Y., Magee, C. W., Wu, C. P., Kolondra, F., Paczkowski, J., Capewell, D.

Materials Research Society

Yoo, W.S., Kang, K.

Electrochemical Society

Yoo, W.S., Fukada, T., Setokubo, T., Aizawa, K., Yamamoto, J., Komatsubara, R.

Electrochemical Society

Yoo, W.S., Kang, K.

Electrochemical Society

Senzaki, J., Harada, S., Kosugi, R., Suzuki, S., Fukuda, K., Arai, K.

Trans Tech Publications

Fukada, T., Yoo, W.S., Hiraga, Y., Kang, K., Kitayama, H.

Electrochemical Society

Senzaki, J., Harada, S., Kosugi, R., Suzuki, S., Fukuda, K., Arai, K.

Trans Tech Publications

Ransom, C.M., Sedgwick, T.O., Cohen, S.

Materials Research Society

Foggiato, J., Yoo, W.S.

Electrochemical Society

Batra, S., Park, K., Banerjee, S., Smith, T., Mulvaney, B.

Materials Research Society

1
 
2
 
3
 
4
 
5
 
6
 
7
 
8
 
9
 
10
 
11
 
12