Lithography yield check for IC design
- Author(s):
- Publication title:
- Design and process integration for microelectronic manufacturing III : 3-4 March 2005, San Jose, California, USA
- Title of ser.:
- Proceedings of SPIE - the International Society for Optical Engineering
- Ser. no.:
- 5756
- Pub. Year:
- 2005
- Page(from):
- 285
- Page(to):
- 293
- Pages:
- 9
- Pub. info.:
- Bellingham, Wash.: SPIE - The International Society of Optical Engineering
- ISSN:
- 0277786X
- ISBN:
- 9780819457363 [0819457361]
- Language:
- English
- Call no.:
- P63600/5756
- Type:
- Conference Proceedings
Similar Items:
SPIE - The International Society of Optical Engineering |
Society of Plastics Engineers, Inc. (SPE) |
2
Conference Proceedings
Full-chip manufacturing reliability check and correction (MRC2): a first step toward design for manufacturability with low k1 lithography
SPIE - The International Society of Optical Engineering |
SPIE-The International Society for Optical Engineering |
SPIE-The International Society for Optical Engineering |
9
Conference Proceedings
Design and Synthesis of Novel Side-Chain Polyquinolines and Polyimides for Second-Order Nonlinear Optics
MRS - Materials Research Society |
Society of Photo-optical Instrumentation Engineers |
SPIE - The International Society for Optical Engineering |
Society of Plastics Engineers, Inc. (SPE) |
11
Conference Proceedings
Simultaneous layout, process, and model optimization within an integrated design-for-yield environment [6283-62]
SPIE - The International Society of Optical Engineering |
6
Conference Proceedings
Full-chip lithography manufacturability check for yield improvement [6156-33]
SPIE - The International Society of Optical Engineering |
Noordhoff International Publishing |