Blank Cover Image

The nanoscale double-gate MOSFET for analog applications

Author(s):
Publication title:
Silicon-on-insulator technology and devices XI : proceedings of the international symposium
Title of ser.:
Electrochemical Society Proceedings Series
Ser. no.:
2003-5
Pub. Year:
2003
Page(from):
237
Page(to):
242
Pages:
6
Pub. info.:
Pennington, N.J.: Electrochemical Society
ISSN:
01616374
ISBN:
9781566773751 [156677375X]
Language:
English
Call no.:
E23400/200305
Type:
Conference Proceedings

Similar Items:

1 Conference Proceedings Compact model of the nanoscale gate-all-around MOSFET

Jimenez, D., Iniguez, B., Saenz, J. J., Sune, J., Marsal, L. F., Pallares, J.

Kluwer Academic Publishers
7 Conference Proceedings Impact of the graded-channel architecture on double gate transistors for high-performance analog applications

Pavanello, M.A., Martino, J.A., Chung, T.M., Kranti, A., Raskin, J.-P., Flandre, D.

Electrochemical Society
2 Conference Proceedings A Fully Analytical Continuous Model for Graded-Channel SOI MOSFET for Analog Applications

Souza, M., Pavanello, M. A., Iniguez, B., Flandre, D.

Electrochemical Society
8 Conference Proceedings Soft and Hard Breakdown of Ultrathin SiO2 Gate Oxides

Sune, J., Miranda, E.

Electrochemical Society
3 Conference Proceedings Improved Compact Model for Symmetric Doped Double-Gate MOSFETs

A. Cerdeira, B. Iniguez, M. Estrada

Electrochemical Society
9 Conference Proceedings Monte Carlo simulation on electron mobility in double gate SOI-MOSFETs

Gamiz, F., Roldan, J.B., Lopez-Villanueva, J.A., Carceller, J.E.

Electrochemical Society
4 Conference Proceedings Comparison of LDD and double-gate MOSFET for nanoscale devices

Ko, S.-W., Kim, J.-H., Jung, H.-K.

SPIE-The International Society for Optical Engineering
10 Conference Proceedings Modeling of the Leakage Drain Current in Accumulation-Mode SOI pMOSFETs for High-Temperature Applications

Bellodi, M., Iniguez, B., Flandre, D., Martino, J.A.

Electrochemical Society
5 Conference Proceedings Application of Double Gate Graded-Channel SOI in MOSFET-C Balanced Structures

R. T. Doria, M. A. Pavanello, A. Cerdeira, J. Raskin, D. Flandre

Electrochemical Society
11 Conference Proceedings Investigation of charge control related performances In double-gate SOI MOSFETs

Kiichytska, V., Chung, T.M., van Meer, H., de Meyer, K., Raskin, J.P., Flandre, D.

Electrochemical Society
6 Conference Proceedings Low-Noise High-Temperature SOI Analog Circuits

Dessard, V., Iniguez, B., Adriaensen, S., Flandre, D.

Kluwer Academic Publishers
12 Conference Proceedings Improvement of Sub-0.25 μn Fully-Depleted SOI CMOS Analog Performance by Thinning the Si Film

Nave, A., Dessard, V., Delatte, P., Brodeoux, V., Iniguez, B., Rauly, E., Flandre, D.

Electrochemical Society
1
 
2
 
3
 
4
 
5
 
6
 
7
 
8
 
9
 
10
 
11
 
12