Blank Cover Image

Silicon-On-Insulator (SOI) MOSFET Structure for Sub-50 nm Channel Regime

Author(s):
Omura, Y.  
Publication title:
Silicon-on-Insulator Technology and Devices X : proceedings of the tenth International Symposium
Title of ser.:
Electrochemical Society Proceedings Series
Ser. no.:
2001-3
Pub. Year:
2001
Page(from):
205
Page(to):
210
Pages:
6
Pub. info.:
Pennington, N.J.: Electrochemical Society
ISSN:
01616374
ISBN:
9781566773096 [1566773091]
Language:
English
Call no.:
E23400/2001-3
Type:
Conference Proceedings

Similar Items:

1 Conference Proceedings A Tunneling-Barrier Junction MOSFET on SOI Substrates with a Suppressed Short-Channel Effect for the Ultimate Device Structure

Omura, Y.

Electrochemical Society
7 Conference Proceedings TCAD Modeling and Simulation of Sub-100nm Gate Length Silicon and GaN Based SOI MOSFETs

Lei Ma, Yawei Jin, Chang Zeng, Krishnanshu Dandu, Mark Johnson, Doug William Barlage

Materials Research Society
2 Conference Proceedings Enhanced Short-Channel Effects of Sub-50 nm Gate Length MOSFETs with High-k Gate Insulator Films

Fujimura, R., Takeda, M., Sato, K., Ohmi, S.-I., Ishiwara, H., Iwai, H.

Electrochemical Society
8 Conference Proceedings CARBON CONTAMINATION IN SILICON ON INSULATOR (SOI) STRUCTURES

Stoemenos, J.

Electrochemical Society
3 Conference Proceedings Comparison of partially and fully depleted SOI transistors down to the sub 50-nm-gate length regime

Dreeskornfeld, L., Hartwich, J., Landgraf, E., Luyken, R.J., Roesner, W., Schulz, T., Staedele, M., Schmitt-Landsiedel, …

Electrochemical Society
9 Conference Proceedings Alternative Gate Insulators for Deep Sub-Micron Channel Length MOSFETs

Rao,V.Ramgopal, Eisele,I., Grabolla,T.

SPIE-The International Society for Optical Engineering, Narosa
4 Conference Proceedings Structure and Characteristics of Strained-Si-On-Insulator (Strained-SOI) MOSFETs

Takagi, Shin-ichi, Tezuka, Tsutomu, Sugiyama, Naoharu, Mizuno, Tomohisa, Kurobe, Atsushi

Materials Research Society
10 Conference Proceedings Impact of Metal Silicide Layout Covering Source/Drain Diffusions on Parasitic Resistance of Triple-Gate SOI MOSFET

K. Yoshimoto, Y. Omura, H. Wakabayashi

Electrochemical Society
5 Conference Proceedings Doping of Sub-50nm SOI Layers

Bartek J. Pawlak, Ray Duffy, Mark van Dal, Frans Voogt, Robbert Weemaes, Fred Roozeboom, Peer Zalm, Nick Bennett, Nick …

Materials Research Society
11 Conference Proceedings Short channel effects in sub 0.1 μm SOI-MOSFETs

Rauly, E., Balestra, F.

Electrochemical Society
6 Conference Proceedings Optical lithography in the sub-50-nm regime

Flagello, D.G., Arnold, B., Hansen, S., Dusa, M., Socha, R.J., Mulkens, J., Garreis, R.

SPIE - The International Society of Optical Engineering
12 Conference Proceedings Sub-50-nm PtSi Schottky source/drain MOSFETs (Invited Paper)

Wang,C., Snyder,J.P., Tucker,J.R.

SPIE-The International Society for Optical Engineering
1
 
2
 
3
 
4
 
5
 
6
 
7
 
8
 
9
 
10
 
11
 
12