Process Integration for DRAM Cell Transistor Optimization*
- Author(s):
- Publication title:
- ULSI Process Integration : proceedings of the International Symposium
- Title of ser.:
- Electrochemical Society Proceedings Series
- Ser. no.:
- 2001-2
- Pub. Year:
- 2001
- Page(from):
- 250
- Page(to):
- 259
- Pages:
- 10
- Pub. info.:
- Pennington, N.J.: Electrochemical Society
- ISSN:
- 01616374
- ISBN:
- 9781566773089 [1566773083]
- Language:
- English
- Call no.:
- E23400/2001-2
- Type:
- Conference Proceedings
Similar Items:
SPIE-The International Society for Optical Engineering |
SPIE-The International Society for Optical Engineering |
2
Conference Proceedings
Aberration sensitivity control for the isolation layer in low-k1 DRAM process
SPIE-The International Society for Optical Engineering |
SPIE-The International Society for Optical Engineering |
3
Conference Proceedings
Detectability and printability of programmed defect reticle for 256-Mb dram
SPIE-The International Society for Optical Engineering |
9
Conference Proceedings
Scanning Rapid Thermal Annealing Process for Low Temperature Poly-Silicon Thin Film Transistors
Electrochemical Society |
SPIE-The International Society for Optical Engineering |
10
Conference Proceedings
Process Integration of Highly Stable 1.25um2 6T-SRAM Cell with 45 nm Gate Length Triple Gate Transistors
Electrochemical Society |
SPIE-The International Society for Optical Engineering |
SPIE-The International Society for Optical Engineering |
6
Conference Proceedings
Detectability and printability of programmed defects in the contact layer for 256-Mb-DRAM grade reticle
SPIE-The International Society for Optical Engineering |
12
Conference Proceedings
A study for effect of rounded contact hole pattern by laser mask writng machine onto wafer process margin [6283-15]
SPIE - The International Society of Optical Engineering |