The Impact of Silicon Substrate Degradation and Contamination at Sidewall Etch on DRAM Pause Time
- Author(s):
- Publication title:
- Plasma etching processes for sub-quarter micron devices : proceedings of the international symposium
- Title of ser.:
- Electrochemical Society Proceedings Series
- Ser. no.:
- 99-30
- Pub. Year:
- 1999
- Page(from):
- 167
- Page(to):
- 172
- Pages:
- 6
- Pub. info.:
- Pennington, NJ: Electrochemical Society
- ISSN:
- 01616374
- ISBN:
- 9781566772532 [1566772532]
- Language:
- English
- Call no.:
- E23400/99-30
- Type:
- Conference Proceedings
Similar Items:
MRS - Materials Research Society |
7
Conference Proceedings
Scalability of conventional and sidewall-sealed LOCOS technology for 256-Mbit DRAM array and periphery isolation
SPIE-The International Society for Optical Engineering |
Electrochemical Society |
8
Conference Proceedings
Evaluation of Substrate Degradation in Plasma Etch Processes using Thermal Wave Analysis
Trans Tech Publications |
Electrochemical Society |
9
Conference Proceedings
Use of beam profile reflectometry to determine depth of silicon etch damage and contamination
SPIE-The International Society for Optical Engineering |
SPIE-The International Society for Optical Engineering |
10
Conference Proceedings
Etched fiber optic sensing network in smart composite structures and its signal processing technology
SPIE-The International Society for Optical Engineering |
Materials Research Society |
11
Conference Proceedings
METAL CONTAMINATION AND SILICON DAMAGE EFFECTS OF OXIDE PLASMA ETCH PROCESSES
Electrochemical Society |
6
Conference Proceedings
A Novel Surface Preparation and Post-Etch Removal Technique for InGaAs Sidewalls
MRS - Materials Research Society |
SPIE-The International Society for Optical Engineering |