Blank Cover Image

A 0.25mm MOSFET Technology Using In-Situ Rapid Thermal Gate Dielectrics

Author(s):
Publication title:
ULSI science and technology, 1995 : proceedings of the Fifth International Symposium on Ultra Large Scale Integration Science and Technology
Title of ser.:
Electrochemical Society Proceedings Series
Ser. no.:
95-5
Pub. Year:
1995
Page(from):
68
Page(to):
79
Pub. info.:
Pennington, NJ: Electrochemical Society
ISSN:
01616374
ISBN:
9781566770996 [1566770998]
Language:
English
Call no.:
E23400/952065
Type:
Conference Proceedings

Similar Items:

1 Conference Proceedings Parasitic Resistance Considerations of Using Elevated Source/Drain for Sub-0.25 μm MOSFET Technology

Sun, J., Srivastava, A., Bartholomew, R.F., Bellur, K., Osburn, C.M., Masnari, N.A.

Electrochemical Society
7 Conference Proceedings Etching of High-k Gate Dielectrics and Gate Metal Candidates

Han, S.K, Kim, I., Zhong, H, Heuss, G.P., Lee, J.H, Wicairsana, D., Maria, J.P., Misra, V., Osburn, C.M.

Electrochemical Society
2 Conference Proceedings Evaluation and Comparison of 3.0nm Gate-Stack Dielectrics for Tenth-Micron Technology NMOSFETs

Yee, K. F., Osburn, C. M., Masnari, N. A., Hauser, J. R., Parker, C. G., Lucovsky, G., Henson, W. K., Wortman, J. J., …

MRS - Materials Research Society
8 Conference Proceedings Evaluation of Applied Materials' Rapid Thermal Processor Using SEMATECH Methodologies for 0.25 ｦﾌm Technology Thermal Applications-Part I

Riley, Terrance J., Nanda, Arun K., Miner, Gary, Pas, Michael F., Hossain-Pas, Sylvia, Velo, Lino A.

MRS - Materials Research Society
3 Conference Proceedings Response-surface-based optimization of 0.1-ｦﾌm PMOSFETs with ultrathin gate stack dielectrics

Srivastava,A., Osburn,C.M.

SPIE-The International Society for Optical Engineering
9 Conference Proceedings Merged 2.5-V and 3.3-V 0.25-ｦﾌm CMOS technology

Kizilyalli,I.C., Huang,R.Y., Hwang,D., Kane,B.C., Ashton,R., Kuehne,S., Deng,X., Twiford,M.S., Martin,E.P., …

SPIE-The International Society for Optical Engineering
4 Conference Proceedings Evaluation of Ultra-Thin Gate Evaluation of Ultra-Thin Gate Stack Dielectrics for 0.1 jim PMOSFETs

Srivastava, A., Osburn, C.M., Yee, K.F., Heinisch, H.H., Vogel, E.M, Abmed, K.Z., Wang, Z., Min, K., TimberJoke, B., …

Electrochemical Society
10 Conference Proceedings RTP for Advanced Device Fabrication using Shallow, Elevated, and Silicided Junctions

Osburn, C.M.

Electrochemical Society
5 Conference Proceedings A 0.18 μm CMOS Technology for Elevated Source/Drain MOSFETs Using Selective Silicon Epitaxy

Srivastava, A., Sun, J., Bellur, K., Bartholomew, R., O'Neil, P., Celik, M., Osburn, C.M., Masnari, N.A., OEztuerk, …

Electrochemical Society
11 Conference Proceedings HIGH PERFORMANCE 0.5 AND 0.25 μm GATE GaAs MESFET GROWN BY MOCVD USING TERTIARYBUTYLARSINE

Sundaram, V.S., Mao, B.-Y., Zurek, S.J., Levy, H.M., Lee, G.Y., Fraas, L.M.

Materials Research Society
6 Conference Proceedings Dual Salicide and Self-aligned Metal Gate Formation for Sub-0.25μm CMOS Technologies Using CMP

Weling, M., Lin, X.-W.

Electrochemical Society
12 Conference Proceedings PERFORMANCE AND REALIABILITY OF ULTATHIN OXYNITRIDE GATE DIELECTRICS PREPARED USING IN-SITU MULTIPLE RAPID THERMAL PROCESSING

Lo, G. Q., Shih, d. K., Ting W., Kwong, D. L.

Materials Research Society
1
 
2
 
3
 
4
 
5
 
6
 
7
 
8
 
9
 
10
 
11
 
12