Blank Cover Image

A methodology to analyze circuit impact of process-related MOSFET geometry

Author(s):
Balasinski, A. ( Cypress Semiconductor Corp. (USA) )  
Publication title:
Design and process integration for microelectronic manufacturing II [sic] : 26-27 February 2004, Santa Clara, California, USA
Title of ser.:
Proceedings of SPIE - the International Society for Optical Engineering
Ser. no.:
5379
Pub. Year:
2004
Page(from):
85
Page(to):
92
Pages:
8
Pub. info.:
Bellingham, Wash., USA: SPIE - The International Society of Optical Engineering
ISSN:
0277786X
ISBN:
9780819452924 [0819452920]
Language:
English
Call no.:
P63600/5379
Type:
Conference Proceedings

Similar Items:

Balasinski, A. P.

SPIE - The International Society of Optical Engineering

Simoen, E., Claeys, C.

Electrochemical Society

Balasinski, A.

SPIE - The International Society of Optical Engineering

Hakyeon Lee, Hyeonju Seol, Nakhwan Sung, Yoo Suk Hong, Yongtae Park

American Society of Mechanical Engineers

Balasinski, A.

SPIE - The International Society of Optical Engineering

Groeseneken, G., Kaczer, B., Degraeve, R.

Electrochemical Society

A. Balasinski

Society of Photo-optical Instrumentation Engineers

Karklin, L., Mazor, S., Joshi, D., Balasinski, A., Axelrad, V.

SPIE-The International Society for Optical Engineering

A. Balasinski, J. Cetin, A. Kahng

SPIE - The International Society of Optical Engineering

Kumar,K.R., Lee,D., Malhotra,A.

SPIE-The International Society for Optical Engineering

Balasinski, A., Karklin, L., Axelrad, V.

SPIE-The International Society for Optical Engineering

Balasinski,A., Hodges,R., Walters,J., Spinner,C.R.

SPIE-The International Society for Optical Engineering

1
 
2
 
3
 
4
 
5
 
6
 
7
 
8
 
9
 
10
 
11
 
12