Optimization of dummy pattern for mask data size reduction

Optimization of dummy pattern for mask data size reduction

Author(s):

Iandolo, W. ( Cypress Semiconductor Corp. (USA) )
Gilboa, Y. ( Cypress Semiconductor Corp. (USA) )
Phan, B. ( Cypress Semiconductor Corp. (USA) )
Balasinski, A.P. ( Cypress Semiconductor Corp. (USA) )

Publication title:

23rd Annual BACUS Symposium on Photomask Technology

Title of ser.:

Proceedings of SPIE - the International Society for Optical Engineering

Ser. no.:

5256

Pub. Year:

2003

Page(from):

798

Page(to):

805

Pages:

8

Pub. info.:

Bellingham, Wash.: SPIE - The International Society of Optical Engineering

ISSN:

0277786X

ISBN:

9780819451439 [0819451436]

Language:

English

Call no.:

P63600/5256.2

Type:

Conference Proceedings

Details

TDL ID:	ZA00013601
Series ID:	PA00000029
Conf. info. (Name):	SPIE Photomask Technology : Annual BACUS Symposium on Photomask Technology
Conf. info. (Number):	2003 : 23rd
Conf. info. (Venue):	Monterey, California, USA
Conf. info. (Date):	2003.09.09-2003.09.12

Similar Items:

1 Conference Proceedings Accuracy vs. complexity: OPC solutions and tradeoffs Banachowicz, B., Iandolo, W., Balasinski, A.P., Staud, W., Ma, M.W., Sweis, J. SPIE-The International Society for Optical Engineering	7 Conference Proceedings Multi-layer masks: manufacturability considerations [5853-49] Balasinski, A. SPIE - The International Society of Optical Engineering
2 Conference Proceedings Novel procedure for mask disposition electrical signatures of mask defects Balasinski, A., Iandolo, W., Ray, O., Karklin, L., Axelrad, V. SPIE-The International Society for Optical Engineering	8 Conference Proceedings Patterning techniques for next generation IC's A. Balasinski Society of Photo-optical Instrumentation Engineers
3 Conference Proceedings Multilayer and multiproduct masks: cost reduction methodology Balasinski, A. P. SPIE - The International Society of Optical Engineering	9 Conference Proceedings Mask complexity reduction, quality assurance, and yield improvement through reduced layout variability [6349-13] Balasinski, A., Cetin, J. SPIE - The International Society of Optical Engineering
4 Conference Proceedings Mask cost tradeoffs for sub-100-nm technologies: stopping a runaway? (Invited Paper) Balasinski, A.P. SPIE-The International Society for Optical Engineering	10 Conference Proceedings Mask manufacturability improvement by MRC A. Balasinski, D. Coburn, P. Buck Society of Photo-optical Instrumentation Engineers
5 Conference Proceedings Advanced procedure to evaluate process performance at very low k1 based on device parameters linked to lithography and process data: ？. Verification of cell … Balasinski,A., Iandolo,W., Joshi,D., Karklin,L., Axelrad,V. SPIE-The International Society for Optical Engineering	11 Conference Proceedings Optimization of interconnection layout for multitransistor cell shrinkability Banachowicz, B., Pohland, O., Balasinski, A. SPIE - The International Society of Optical Engineering
6 Conference Proceedings Device analysis: a way to reduce patterning cost at mask and wafer level? Balasinski, A. P., Driessen, F. A. SPIE - The International Society of Optical Engineering	12 Conference Proceedings New type of dummy layout pattern to control ILD etch rate O. Pohland, J. Spieker, C.-T. Huang, S. Govindaswamy, A. Balasinski Society of Photo-optical Instrumentation Engineers

1

2

3

4

5

6

7

8

9

10

11

12