Optimization of Sub 100 nm T-Gate Si-MOSFETs for RF Applications

Optimization of Sub 100 nm T-Gate Si-MOSFETs for RF Applications

Author(s):

Publication title:

Proceedings of the Eleventh International Workshop on the Physics of Semiconductor Devices : (December 11-15, 2001)

Title of ser.:

Proceedings of SPIE - the International Society for Optical Engineering

Ser. no.:

4746

Pub. date:

2002

Vol.:

VOL-1

Page(from):

652

Page(to):

656

Pages:

5

Pub. info.:

Bellingham, Wash.: SPIE-The International Society for Optical Engineering

ISSN:

0277786X

ISBN:

9780819445001 [0819445002]

Language:

English

Call no.:

P63600/4746

Type:

Conference Proceedings

Details

TDL ID:	ZA00012582
Series ID:	PA00000029
Conf. info. (Name):	International Workshop on the Physics of Semiconductor Devices
Conf. info. (Number):	2001 : 11th
Conf. info. (Venue):	Delhi, India
Conf. info. (Date):	2001.12.11-2001.12.15

Similar Items:

1 Conference Proceedings Optimization and Realization of Sub 100nm Channel Length Lateral Asymmetric Channel P-MOSFETS Hemkar,M., Vasi,J., Rao,V.Ramgopal, Cheng,B., Woo,J.C.S. SPIE - The International Society for Optical Engineering	7 Conference Proceedings Sub-100-nm and deep sub-100-nm MOS transistor gate patterning Xiang,Q., Gupta,S., Spence,C.A., Singh,B., Yeap,G.C.-F., Lin,M.-R. SPIE-The International Society for Optical Engineering
2 Conference Proceedings Performance Trade-offs by the use of High-K Gate Dielectrics in Sub 100 nm Channel Length MOSFETs Sharma,Sharad, Rao,V.Ramgopal SPIE - The International Society for Optical Engineering	8 Conference Proceedings Successful application of angular scatterometry to process control in sub-100-nm DRAM device Kim, J.-, Kim, S.-J., Chin, S.-B., Oh, S.-H., Goo, D.-H., Lee, S.-J., Woo, S.-G., Cho, H.-K., Han, W.-S., Moon, J.-T., … SPIE - The International Society of Optical Engineering
3 Conference Proceedings Alternative Gate Insulators for Deep Sub-Micron Channel Length MOSFETs Rao,V.Ramgopal, Eisele,I., Grabolla,T. SPIE-The International Society for Optical Engineering, Narosa	9 Conference Proceedings Dynamic Threshold Voltage MOSFETs for Future Low Power Sub 1V CMOS Applications Suryagandh,Sushant S., Anand,B., Desai,M.P., Rao,V.Ramgopal SPIE - The International Society for Optical Engineering
4 Conference Proceedings Optimization of side gate length and side gate voltage for sub-100-nm double-gate MOSFET Kim, J.-H., Kim, G.-H., Ko, S.-W., Jung, H.-K. SPIE-The International Society for Optical Engineering	10 Conference Proceedings The Application of Solid Source Diffusion in the Vertical Replacement-Gate (VRG) MOSFET Oh, Sang-Hyun, Hergenrdther, Jack, Monroe, Don, Nigam, T., Klemens, F.P., Kornblit, A., Mansfield, W.M., Baumaun, F.H., … Materials Research Society
5 Conference Proceedings Challenges in HF noise characterization and modeling of sub-100nm MOSFETs for RF ICs C.-H. Chen, Z. Zeng, J.-S. Jan, K.-C. Wang, C.-s Yeh SPIE - The International Society of Optical Engineering	11 Conference Proceedings Advanced module-based approach to effective CD prediction of sub-100nm patterns Shin, J., Kim, I., Hwang, C., Park, D.-W., Woo, S.-G., Cho, H.-K., Han, W.-S., Moon, J.-T. SPIE - The International Society of Optical Engineering
6 Conference Proceedings Electrically Induced Junction MOSFET For High Performance Sub-50nm CMOS Technology Dixit, Abhisek, Dusane, Rajiv O., Rao, V. Ramgopal Materials Research Society	12 Conference Proceedings Novel resst material for sub-100-nm contact hole pattern Chung,J.-H., Choi,S.-J., Kang,Y., Woo,S.-G., Moon,J.-T. SPIE - The International Society for Optical Engineering

1

2

3

4

5

6

7

8

9

10

11

12