Use of elevated source/drain structure in sub-0.1-ヲフm NMOSFETs
- Author(s):
- Sun,J.J. ( North Carolina State Univ. )
- Tsai,J.-Y.
- Yee,K.F.
- Osburn,C.M.
- Publication title:
- Microelectronic Device and Multilevel Interconnection Technology II
- Title of ser.:
- Proceedings of SPIE - the International Society for Optical Engineering
- Ser. no.:
- 2875
- Pub. Year:
- 1996
- Page(from):
- 178
- Page(to):
- 185
- Pub. info.:
- Bellingham, Wash.: SPIE-The International Society for Optical Engineering
- ISSN:
- 0277786X
- ISBN:
- 9780819422736 [0819422738]
- Language:
- English
- Call no.:
- P63600/2875
- Type:
- Conference Proceedings
Similar Items:
1
Conference Proceedings
Parasitic Resistance Considerations of Using Elevated Source/Drain for Sub-0.25 μm MOSFET Technology
Electrochemical Society |
MRS - Materials Research Society |
2
Conference Proceedings
Response-surface-based optimization of 0.1-ヲフm PMOSFETs with ultrathin gate stack dielectrics
SPIE-The International Society for Optical Engineering |
Electrochemical Society |
MRS - Materials Research Society |
MRS - Materials Research Society |
4
Conference Proceedings
Sub-Half Micron Elevated Source/Drain NMOSFETS by Low Temperature Selective Epitaxial Deposition
MRS - Materials Research Society |
SPIE-The International Society for Optical Engineering |
5
Conference Proceedings
Evaluation of Ultra-Thin Gate Evaluation of Ultra-Thin Gate Stack Dielectrics for 0.1 jim PMOSFETs
Electrochemical Society |
SPIE-The International Society for Optical Engineering |
6
Conference Proceedings
A 0.18 μm CMOS Technology for Elevated Source/Drain MOSFETs Using Selective Silicon Epitaxy
Electrochemical Society |
MRS - Materials Research Society |